

# Proceedings of the Nineteenth International Symposium on Quality Electronic Design

## ISQED 2018

**March 13-14, 2018**

**Santa Clara, California USA**

ISQED 2018 is held with technical sponsorship from the IEEE Circuits and Systems Society (CAS), Electron Devices Society (EDS), and Reliability Society (RS). ISQED 2018 is produced and sponsored by the International Society for Quality Electronic Design [www.isqed.com](http://www.isqed.com).

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

**Copyright ©2018 by the Institute of Electrical and Electronics Engineers, Inc,**

IEEE Catalog Number: CFP18250

ISBN: 978-1-5386-1214-9

ISBN: 978-1-5386-1213-2 (USB)

ISSN: 1948-3287

The **PROCEEDINGS** from past ISQED and ASQED Symposia are available from the IEEE. For publication ordering information, please visit:

**Individual papers:** [www.ieee.org/services/askieee](http://www.ieee.org/services/askieee) Special rates for IEEE members.

**Full printed Proceedings:** [www.proceedings.com](http://www.proceedings.com)

The papers from **2000** through **2018** are available on the IEEE's **IEL/XPLORE** on-line system. Choose to browse by conference and enter "**ISQED**" to access the full Tables of Contents, abstracts, and PDF files. Any researcher can use full-text search across the 3 million papers in the XPLORE database to access the abstracts of previous **ISQED** papers and others related to your inquiry. Subscribers may download the PDFs of any **ISQED** papers. Non-subscribers may purchase single copies at a reasonable fee. To access this resource, please visit:

[ieeexplore.ieee.org](http://ieeexplore.ieee.org)

## HELP: Using Proceedings on CD-ROM or USB Drive

We recommend using Acrobat™ Reader X or XI to view the **start.pdf** file, the **Bookmarks** (left-hand column navigation) and the papers included on this CD-ROM. If you install the Reader with the Search options, you can invoke the full-text search across all **ISQED** papers. Note that some papers may open only in Acrobat 6 and above.

If your Acrobat Reader asks if it may load the included **Index**, please permit this action. This allows **full-text searching** across all the papers on the CD-ROM.

There are several ways to navigate through the Proceedings:

**Bookmarks:** If your Bookmarks do not open automatically, you may select VIEW/Navigation Panels / Bookmarks (or Show/Hide / Navigation Panes). Bookmarks (at the left side of the screen) have been created to help you navigate the Proceedings. You can expand any of the sessions by clicking the “+” in front of that session number; click “-“ to collapse that session. Click the title of a particular paper to jump to the PDF of the paper itself. Depending on your Reader’s settings, this PDF of the paper may open in the same window or in a new window. You can adjust this in Acrobat’s EDIT / Preferences (see next page).

**In the Table of Contents:** Once you are viewing the Table of Contents, you may use Acrobat’s FIND capabilities (CNTL-F) to search for author names, technical terms, companies/universities, and other useful information in the Table of Contents. Or select Advanced Search (CNTL-SHIFT-F) to do a full-text search across all the papers in this Proceedings.

**Toolbar Navigation:** To navigate through the documents, you may also use page buttons in the toolbar at the top of the screen.

- Click the **Go Back** button to return to your previous location
- Click the **Next Page** button to go to the next page of the document
- Click the **Previous Page** button to go to the previous page of the document
- Click the **First Page** button to return to the first page of the document
- Click the **Last Page** button to go to the last page of the document

If you do not see these buttons, right-click on a clear spot in the Toolbar area to get a listing of optional Toolbars, and select one or more (such as Page Navigation).

**Page Numbers:** Although page numbers have little meaning on a CD-ROM, you will need them in order to properly reference **ISQED** papers in the references in your own works. You can find the page number assigned to the first page of each paper in three places:

- In the **Bookmark title** of the paper (hover your mouse over the title)
- In the **Table of Contents** (the right-hand column)
- At the foot of **the first page** of each paper

See the online Help, **and the next page**, for more information about using the Adobe™ Acrobat™ Reader to navigate this CD-ROM.

For replacement of a defective CD-ROM, please contact the conference: [isqed@isqed.org](mailto:isqed@isqed.org)


**GUIDE TO USING ACROBAT 10 at a conference →**

## GUIDE TO USING ACROBAT X at a Conference


### My setup preferences

These guidelines are written for **Acrobat Reader X®** (Reader 10). Instructions may be slightly different for earlier versions.

1. With your Proceedings open in Acrobat Reader X, right-click on the first Bookmark
2. Un-select “Wrap Long Bookmarks”, as shown ar right.
3. Adjust the Bookmarks window to a width that is best for you.





To see the papers within a session of interest, click the “+” in front of the session name, as shown. To collapse this session, click the “-“.



To more easily navigate to a particular paper, and then back to the Bookmarks page, add four Navigation buttons to your Tool Bar:

1. Right-click in an open area of the Tool Bar, then select Page Navigation
2. Select these four buttons: First Page; Last Page; Previous View; Next View.
3. Your Tool Bar will now look like this:




### Full-Text Search of All Papers

With the Index enabled (previous page), select **CNTL-SHIFT-F** for the Advanced Search. Enter your term. You receive a listing of all the papers on the CD in which your term appears. Hold your **mouse over** an entry to view which Session/Paper includes the term. Click on any of them to view your term as it appears in that paper (may be highlighted at more than one place in the paper’s text).

### Annotating your copy of the speaker’s paper during the sessions

If you move all the files from the CD-ROM to a directory on your SSD/Hard Drive, then you can make comments and highlight text and re-save the speaker’s paper. This lets you recall later the points made, the issues you might have, and the opportunities this opens within your own research and development work.

1. Click on COMMENT, in the Task Bar.
2. Or, click the StickyNote or Highlight icons.
3. Click in the paper, to add the Note at that spot.
4. Type your note or comment, then close the Note.
5. Or, highlight a portion of the paper’s text in yellow.
6. SAVE or SAVE-AS the file, to retain the notes.
7. Back at your office, you can search for Notes and Highlights.



**A setting I prefer** (may already be the default in your Acrobat Reader X):

**Edit / Preferences / Documents:** select “Open Cross-Document Links in Same Window”, for easiest use at a conference.

Bring a small USB travel mouse; it’s faster than touchpad or eraser navigation.

# WELCOME TO ISQED 2018

On behalf of the ISQED 2018 conference and technical committees, we are pleased to welcome you to the 19<sup>th</sup> International Symposium on Quality Electronic Design.

ISQED 2018 is the premier interdisciplinary and multidisciplinary electronic design conference aimed at bridging the gap among electronic/semiconductor ecosystem members and providing electronic design tools, integrated circuit techniques, semiconductor manufacturing technologies, advanced packaging technologies, and assembly and test methodologies to achieve design quality.

ISQED is held with the technical sponsorship of the IEEE Electron Devices Society, the IEEE Circuits and Systems Society, and the IEEE Reliability Society. ISQED continues to provide and foster a unique opportunity to participants to interact and engage themselves in cutting edge tutorials, presentations, and panel and plenary sessions.

This conference is organized around the theme “Security, IoT, Machine Learning & Electronic Design”. We have invited two distinguished keynote speakers who will focus on these topics. Additionally, four embedded tutorials by experts focus on this theme as well.

The two-day technical program with three parallel sessions packs nearly 80 papers highlighting the latest trends in electronic circuit and system design & automation, testing, verification, sensors, security, semiconductor technologies, cyber-physical systems, etc. ISQED 2018 also features a panel discussion, entitled “Deep Learning in System Design” on Tuesday, March 13<sup>th</sup>.

All of the technical presentations, plenary sessions, panel discussions, tutorials and related events will take place on March 13-14 at the Santa Clara Convention Center in Santa Clara, CA USA. Please refer to the conference booklet and/or ISQED website for program details.

We would like to thank the ISQED 2018 corporate sponsors: Synopsys, Innovotek, and the Silicon Valley Polytechnic Institute for their valuable support of this conference. Welcome to another exciting year of ISQED! It couldn't have happened without your support and participation.

**Steve Heinrich-Barna**

TPC Chair

**Brian T. Cline**

General Vice Chair

**Vinod Viswanath**

Panel Chair

**Ali A. Iranmanesh**

Founder & President

**Swaroop Ghosh**

TPC Co-Chair

**Shiyun Hu**

Tutorial Chair

**Tuna Tarim**

Panel Co-Chair

**Hai (Helen) Li**

General Chair

**José Pineda de Gyvez**

Tutorial Co-Chair

**Paul Wesling**

Publication Chair

# ISQED 2018 Organizing Committee

**General Chair**  
**Hai (Helen) Li**  
Duke University

**General Vice Chair**  
**Brian T. Cline**  
ARM

**TPC Chair**  
**Steve Heinrich-Barna**  
Texas Instruments

**TPC Co-Chair**  
**Swaroop Ghosh**  
Pennsylvania State University

**Tutorials Chair**  
**Shiyun Hu**  
Michigan Technological University

**Tutorials Co-Chair**  
**José Pineda de Gyvez**  
Eindhoven University of technology

**Panel Chair**  
**Vinod Viswanath**  
Real Intent

**Panel Co-Chair**  
**Tuna Tarim**  
Texas Instruments

**Publication Chair**  
**Paul Wesling**  
IEEE

**Plenary Chair**  
**Ali A. Iranmanesh**  
Silicon Valley Polytechnic Inst.

**Japan Chair**  
**Masahiro Fujita**  
University of Tokyo

**Europe Chair**  
**George P. Alexiou**  
University of Patras and  
RA-CTI, Patras, Greece

**China Chair**  
**Gaofeng Wang**  
Hangzhou Dianzi University

**Taiwan Chair**  
**Shih-Hsu Huang**  
Chung Yuan Christian  
University

**Brazil & South America Chair**  
**Fabiano Passuelo Hessel**  
Pontificia Universidade Catolica do Rio do  
Sul, Brazil

## TECHNICAL PROGRAM COMMITTEES

**Steve Heinrich-Barna** - Texas Instruments (Chair)  
**Swaroop Ghosh** - Pennsylvania State University (Co-Chair)

### IoT –Design & Smart Sensors (SSDT)

**Xiaoning Qi**, C-SKY Microsystems Corp (Chair)  
**Libor Rufer**, University of Grenoble-Alpes (Co-Chair)

#### Committee Members:

**Pradeep Chawda** - Texas Instruments  
**Abishai Daniel** - Intel  
**Vittorio Ferrari** - University of Brescia  
**Joshua Lee** - City University of Hong Kong  
**Michel Maharbiz** - U.C. Berkeley  
**Thilo Sauter** - Danube University Krems  
**Adrian Tung** - Intel  
**Yanzhi Wang** - University of Southern California

# TECHNICAL PROGRAM COMMITTEES

(continued)

## **Cognitive Computing in Hardware (CCH)**

Yiran Chen, Duke University (Chair)  
Yang (Cindy) Yi, Virginia Tech (Co-Chair)

### **Committee Members:**

Abishai Daniel - Intel  
Xin Fu - University of Houston  
Miao Hu - Binghamton University  
Hao Jiang - San Francisco State University  
Amey Kulkarni - Velodyne LiDAR  
Hai (Helen) Li - Duke University/TUM-IAS  
Xue Lin - Northeastern University  
BEIYE LIU - University of Pittsburgh

---

## **Hardware and System Security (HSS)**

Gang Qu, Univ. of Maryland, College Park (Chair)  
Arnett Brown, Booz Allen Hamilton (Co-Chair)

### **Committee Members:**

Shivam Bhasin - Temasek Laboratories, Nanyang Technological University  
Anupam Chattopadhyay - Nanyang Technological University  
Jia Di - University of Arkansas  
Domenic Forte - University of Florida  
Swaroop Ghosh - Pennsylvania State University  
Yier Jin - University of Florida  
Amey Kulkarni - Velodyne LiDAR  
Ken Mai - Carnegie Mellon University  
Seetharam Narasimhan - Intel Corp  
Jiliang Zhang - Hunan University

---

## **Design Technology Co-Optimization (DTCO)**

Fedor Pikus, Mentor Graphics, Inc (Chair)  
Rajan Beera, Pall Corporation (Co-Chair)  
Vivek Joshi, GLOBALFOUNDRIES (Co-Chair)

### **Committee Members:**

Kevin Brelsford - Synopsys  
Tuhin Guha Neogi - GLOBALFOUNDRIES  
Sumeet Gupta - The Pennsylvania State University  
Murari Mani - Mentor Graphics  
Kun Qian - GLOBALFOUNDRIES  
Mustafa Berke Yelten - Istanbul Technical University  
Vladimir Zolotov - IBM

# TECHNICAL PROGRAM COMMITTEES

(continued)

## Design Verification and Design Testability (DVFT)

Sreejit Chakravarty, Intel Corporation (Chair)

Vinod Viswanath, Real Intent, Inc. (Co-Chair)

### Committee Members:

George Alexiou - Univ. Of PATRAS

Alberto Bosio - LIRMM

Yu Cai - SK Hynix

Serge Demidenko - Massey University

Michael Hsiao - Virginia Tech

Jon Nafziger - Texas Instruments

Dimitris Nikolos - University of Patras

Kiran Puttaswamy - Samsung

Arani Sinha - Intel

Spyros Tragoudas - Southern Illinois University Carbondale

Miroslav N. Velev - Aries Design Automation

Arnaud Virazel - LIRMM

Charles WEN - Dept. Electrical and Computer Engineering, National Chiao Tung University

---

## EDA, Physical Design, and IP Cores (EDA)

Srinivas Katkoori, University of South Florida (Chair)

Srini Krishnamoorthy, Advanced Micro Devices Inc. (Co-Chair)

### Committee Members:

Yici Cai - Tsinghua Univ.

Eric Foreman - IBM

Dhruva Ghai - ORIENTAL UNIVERSITY INDORE

Shih-Hsu Huang - Chung Yuan Christian University

Anand Iyer - Microsoft

Yu-Min Lee - National Chiao Tung University

Rung-Bin Lin - Yuan Ze University

Ofelya Manukyan - CAD/EDA R&D, Synopsys

Gayatri Mehta - University of North Texas

Rajeev Murgai - Synopsys India Pvt. Ltd.

Siddhartha Nath - Synopsys Inc.

Andre Reis - UFRGS

Emre Salman - Stony Brook University

Takashi Sato - Kyoto University

Vinod Viswanath - Real Intent, Inc.

Jia Wang - Illinois Institute of Technology

Hua Xiang - IBM Research

Guo Yu - Oracle

Min Zhao - oracle

# TECHNICAL PROGRAM COMMITTEES

(continued)

## Emerging Process&Device Tech. &Design Issues (EDT)

Shih-Hung Chen, Imec (Chair)  
Jayita Das, Intel Corp. (Co-Chair)

### Committee Members:

Qiang Cui - Qorvo Inc.  
Abishai Daniel - Intel  
Sumeet Gupta - The Pennsylvania State University  
Kuo-Hsing Kao - National Cheng Kung University  
Nikos Konofaos - Aristotle University of Thessaloniki  
Chun-Yu Lin - National Taiwan Normal University  
Renato Ribas - UFRGS  
Swatilekha Saha - Cypress Semiconductor Corporation  
Kazuyuki Tomida - SONY  
Rasit Onur Topaloglu - IBM  
Amit Trivedi - University of Illinois at Chicago

---

## Integrated Circuit Design (ICD)

Kurt Schwartz, Texas Instruments (Chair)  
Jose Pineda, NXP Semiconductors (Co-Chair)

### Committee Members:

Ali Afzali-Kusha - University of Tehran  
Karan Bhatia - Texas Instruments, Inc.  
Srinivas Bodapati - Intel  
Paulo Butzen - Universidade Federal do Rio Grande - FURG  
subho chatterjee - intel corporation  
Minki Cho - Intel Corp.  
Mike DiRenzo - Texas Instruments  
Tobias Gemmeke - RWTH Aachen University  
Guanming Huang - Synopsys  
Jos Huisken - TU Eindhoven  
Rouwaida Kanj - American University of Beirut  
Jin-Fu Li - National Central University  
Aswin Mehta - Texas Instruments Inc  
Riaz Naseer - Rockwell Automation  
Yu Pu - Qualcomm Research  
Raviprakash Rao - Texas Instruments  
Jeremy Tolbert - GLOBALFOUNDRIES  
Vishnoi Upasna - Marvell Semiconductor Inc.  
Haibo Wang - Texas A&M International University  
Cheng Zhuo - Zhejiang University  
Amir Zjajo - Delft University of Technology

---



# TECHNICAL PROGRAM COMMITTEES

(continued)

## **System-level Design and Methodologies (SDM)**

Rajesh Berigei, Self (Chair)

Shiyan Hu, Michigan Technological University (Co-Chair)

### **Committee Members:**

Ping Chi - Intel Corporation

Kai Cong - Intel Corporation

Fabiano Hessel - PUCRS

Selcuk Kose - University of South Florida

Hana Kubatova - CTU in Prague

Hai (Helen) Li - Duke University/TUM-IAS

Duo Liu - Chongqing University

Vivek nandakumar - Cadence Design Systems

Gabriela Nicolescu - Ecole Polytechnique de Montréal

Antonio Nunez - University of Las Palmas GC

Sudeep Pasricha - Colorado State University

Shanq-Jang Ruan - National Taiwan University of Sci. and Tech.

Bei Yu - The Chinese University of Hong Kong

---

## **3 Dimensional Integration & Adv. Packaging (TDIP)**

Sung Kyu Lim, Georgia Tech (Chair)

Kambiz Samadi, Qualcomm Technologies, Inc. (Co-Chair)

Payman Zarkesh-Ha, University of New Mexico (Co-Chair)

### **Committee Members:**

Ismail Bustany - Mentor Graphics

Nauman Khan - Intel Coporation

Dae Hyun Kim - Washington State University

Shreepad Panth - Altera Corporation, An Intel Company

Yiyu Shi - University of Notre Dame

Saurabh Sinha - ARM Inc.

Jianyong Xie - Intel

Hirokazu Yonezawa - Panasonic Corporation

Ehrenfried Zschech - Fraunhofer IKTS

---

## **Special Sessions**

Jayita Das, Intel Corp. (Chair)

Brian Cline, ARM Inc. (Co-Chair)

# ISQED 2018 Best Paper Candidates

## 1B.1

### **Hybrid-Comp: A Criticality-Aware Compressed Last-Level Cache**

*Amin Jadidi<sup>1</sup>, Mohammad Arjomand<sup>2</sup>, Mahmut T. Kandemir<sup>1</sup>, Chita R. Das<sup>1</sup>*

<sup>1</sup>School of Electrical Engineering and Computer Science, Pennsylvania State University, USA

<sup>2</sup>School of Computer and Electrical Engineering, Georgia Institute of Technology, USA

## 1C.2

### **LUPIS : Latch-Up Based Ultra Efficient Processing-in-Memory System**

*Joonseop Sim<sup>1</sup>, Mohsen Imani<sup>1</sup>, Woojin Choi<sup>1</sup>, Yeseong Kim<sup>2</sup>, Tajana Rosing<sup>1</sup>*

<sup>1</sup>UCSD, <sup>2</sup>University of California San Diego

## 1C.3

### **Energy efficient neuromorphic processing using spintronic memristive device with dedicated synaptic and neuron terminology**

*Zoha Pajouhi*

Intel Corporation

## 2A.1

### **Recognition of Regular Layout Structures**

*Yu-Cheng Chiang, Shr-Cheng Tsai and Rung-Bin Lin*

Yuan Ze University, Taoyuan, Taiwan

## 2A.2

### **A Simplified Methodology for Complex Analog Module Layout Generation**

*Pradeep Kumar Chawda*

Texas Instruments Inc.

## 4A.2.1

### **A Deep Learning Based Approach for Analog Hardware Implementation of Delayed Feedback Reservoir Computing System**

*Jialing Li, Kangjun Bai, Lingjia Liu, Yang Yi*

Bradley Department of Electrical and Computing Engineering,  
Virginia Tech, Blacksburg, Virginia

## 4A.2.2

### **An Area and Energy Efficient Design of Domain-Wall Memory-Based Deep Convolutional Neural Networks using Stochastic Computing**

*Xiaolong Ma<sup>1</sup>, Yipeng Zhang<sup>1</sup>, Geng Yuan<sup>1</sup>, Ao Ren<sup>1</sup>, Zhe Li<sup>1</sup>, Jie Han<sup>2</sup>, Jingtong Hu<sup>3</sup>, Yanzhi Wang<sup>1</sup>*

<sup>1</sup>Syracuse University, <sup>2</sup>university of alberta, <sup>3</sup>University of Pittsburgh

## 4B.2

### **Parallel implementation of finite state machines for reducing the latency of stochastic computing**

*Cong Ma and David J. Lilja*

Department of Electrical and Computer Engineering, University of Minnesota, Twin Cities

## 5B.1

### **Securing FPGA-Based Obsolete Component Replacement for Legacy Systems**

*Zhiming Zhang<sup>1</sup>, Laurent Njilla<sup>2</sup>, Charles Kamhoua<sup>3</sup>, Kevin Kwiat<sup>2</sup>, and Qiaoyan Yu<sup>1</sup>*

<sup>1</sup>University of New Hampshire, <sup>2</sup>Cyber Assurance Branch, Air Force Research Laboratory,

<sup>3</sup>Army Research Laboratory

# ISQED 2018 Best Papers

## 4A.2.1

### **A Deep Learning Based Approach for Analog Hardware Implementation of Delayed Feedback Reservoir Computing System**

*Jialing Li, Kangjun Bai, Lingjia Liu, Yang Yi*

**Bradley Department of Electrical and Computing Engineering,  
Virginia Tech, Blacksburg, Virginia**

## 4B.2

### **Parallel implementation of finite state machines for reducing the latency of stochastic computing**

*Cong Ma and David J. Lilja*

**Department of Electrical and Computer Engineering, University of Minnesota, Twin Cities**

\* Authors of best papers are honored during the Synopsys sponsored luncheon on Tuesday March 13

# GENERAL INFORMATION

## ISQED 2018 GENERAL INFORMATION

March 13-14, 2018  
Santa Clara Convention Center  
5001 Great America Pkwy, Santa Clara, CA 95054

---

## Embedded Tutorials

Chair:

**Shiyan Hu** - Michigan Technological University

Co-Chair:

**José Pineda de Gyvez** - Eindhoven University of  
Technology

.....

**Meeting Rooms 209/210**

Tuesday, March 13, 1:35 PM - 2:35 PM

### Power-Aware Testing in the Era of IoT

**Dr. Patrick Girard**

LIRMM / CNRS - University of Montpellier / France

.....

Tuesday, March 13, 2:35 PM - 3:35 PM

### Ambient Energy Harvesting Sensor Platform for Internet of Things: From Circuit to System

**Prof. Yongpan Liu**

Tsinghua University, P.R. China

**Prof. Jingtong Hu**

University of Pittsburgh

.....

Wednesday, March 14, 1:30 PM - 2:30 PM

### Ultra-Low-Power Digital Architectures for the Internet of Things

**Prof. Davide Rossi**

DEI, University of Bologna

Wednesday, March 14, 2:30 PM - 3:30 PM

### Managing the ever increasing complexity of Cyber-Physical Systems in High-Tech Industry

**Dr. Wouter Leibbrandt**

Embedded Systems Innovation, TNO, The Netherlands

---

## KEYNOTE SPEECHES

Tuesday, March 13, 9:00 AM - 10:45 AM

**Meeting Rooms 209-210**

### Murphy Was an Optimist: Embracing Asymmetry in Electronics

**Kerry Bernstein**

Microsystems Technology Office  
Defense Advanced Research Projects Agency (DARPA)

---

Tuesday, March 13, 11:50 AM - 12:25 PM

**Meeting Rooms 209/210**

### AI Creating New Opportunities for Chip Designers

**Dr. Yankin Tanurhan**

Vice President of Engineering  
Synopsys

---

Wednesday, March 14, 9:00 AM - 9:45 AM

**Meeting Rooms 209/210**

### Innovation in an Exponential World

**Dr. Nate Brese**

Marketing Fellow, Electronics & Imaging  
DowDuPont

# GENERAL INFORMATION

## ISQED LUNCH & AWARDS CEREMONY

*Tuesday, March 13, 11:20 AM - 11:50 AM*  
**Meeting Rooms 209/210**

### **ISQED Best Paper Awards**

Recipients of the ISQED 2018 Best Paper Award will be recognized during the ISQED luncheon on Tuesday. List of best papers is shown in Page 3 of this document.



## Luncheon Panel Discussion

*Tuesday, March 13, 12:25 PM - 1:25 PM*  
**Meeting Rooms 209/210**

### **Machine Learning in Quality Electronic Design**

Machine learning is beginning to have an impact on system design and verification business, cutting the cost of designs by allowing tools to suggest solutions to common problems that would take design teams weeks or even months to work through. This reduces cost of designs, and potentially expands the market for such tools, opening the door to new designs and faster turnarounds. In this panel, we will have experts from industry and academia discussing the role of machine learning in designs of today and of a foreseeable future.



## TECHNICAL SESSIONS

There are a total of 15 paper sessions held on Tuesday and Wednesday. Technical sessions are held in the format of three parallel tracks in **Meeting Rooms 201, 206 & 207**.

### **Poster Papers & Mixer**

Poster display will take place on Tuesday afternoon 5:15 PM-6:45 PM in the Atrium area outside of the **Meeting Rooms**. Authors will be available to discuss their works and to answer questions. Refreshments will be served.



## ON-SITE REGISTRATION

Tentative time schedule of on-site registration is as follows:

<i>Tuesday, March 13</i>	<i>8:00 AM - 3:00 PM</i>
<i>Wednesday, March 14</i>	<i>8:00 AM - 1:00 PM</i>

Registration desk location will be beside the Meeting rooms 209/210.

# FLOOR PLAN



**SANTA CLARA**  
CONVENTION CENTER  
2nd Floor




**Santa Clara Convention Center  
2nd Floor**

General Sessions & Tutorials:  
Meeting Rooms 209/210

Breakout Rooms:  
Meeting Rooms, 201, 206 and 207

# PROGRAM AT A GLANCE

## ISQED 2017 PROGRAM AT A GLANCE

DATE	TIME			
TUESDAY 3/13/2018	9:00 AM - 9:45 AM	<b>KEYNOTE SPEECH</b> (MEETING ROOMS 209/210)  <b>MURPHY WAS AN OPTIMIST: EMBRACING ASYMMETRY IN ELECTRONICS</b> KERRY BERNSTEIN - DEFENSE ADVANCED RESEARCH PROJECTS AGENCY (DARPA)		
	9:45 AM - 10:00 AM	MORNING BREAK		
	10:00 AM - 11:20 AM	<b>SESSION 1A</b> DESIGN VERIFICATION AND TEST  MEETING ROOM 201	<b>SESSION 1B</b> SYSTEM-LEVEL DESIGN AND METHODOLOGIES (SDM)  MEETING ROOM 206	<b>SESSION 1C</b> EMERGING LOGIC AND MEMORY TECHNOLOGIES IN IOT AND NEUROMORPHIC ARCHITECTURES  MEETING ROOM 207
	11:20 AM - 11:50 AM	<b>ISQED LUNCHEON, KEYNOTE &amp; PANEL</b> MEETING ROOMS 209/210 BEST PAPER AWARDS, COMMITTEE RECOGNITION		
	11:50 AM - 12:25 PM	<b>LUNCH KEYNOTE</b>  <b>AI CREATING NEW OPPORTUNITIES FOR CHIP DESIGNERS</b> DR. YANKIN TANURHAN - VICE PRESIDENT ENGINEERING, DESIGNWARE PROCESSOR CORES, IP SUBSYSTEMS, NON-VOLATILE MEMORY, SYNOPSYS		
	12:25 PM - 1:25 PM	<b>PANEL DISCUSSION</b>  <b>DEEP LEARNING IN SYSTEM DESIGN</b>		
	1:25 PM - 1:35 PM	BREAK		
	1:35 PM - 2:35 PM	<b>EMBEDDED TUTORIAL 1</b>  <b>POWER-AWARE TESTING IN THE ERA OF IOT</b>  MEETING ROOMS 209/210		
	2:35 PM - 3:35 PM	<b>EMBEDDED TUTORIAL 2</b>  <b>AMBIENT ENERGY HARVESTING SENSOR PLATFORM FOR INTERNET OF THINGS: FROM CIRCUIT TO SYSTEM</b>  MEETING ROOMS 209/210		
	3:35 PM - 3:45 PM	AFTERNOON BREAK		
	3:45 PM - 5:25 PM	<b>SESSION 2A</b> AUTOMATED ANALOG AND DIGITAL CIRCUIT OPTIMIZATION  MEETING ROOM 201	<b>SESSION 2B</b> SYSTEM-LEVEL DESIGN AND METHODOLOGIES (SDM)  MEETING ROOM 206	<b>SESSION 2C</b> POSTER BRIEFS  MEETING ROOM 207
	5:25 PM - 6:45 PM	<b>POSTER PAPERS &amp; MIXER</b> HALLWAY OUTSIDE MEETINGS ROOMS		
WEDNESDAY 3/14/2018	9:00 AM - 9:45 AM	<b>KEYNOTE SPEECH</b> (MEETING ROOMS 209/210)  <b>INNOVATION IN AN EXPONENTIAL WORLD</b> NATE BRESE - ELECTRONICS & IMAGING - DOWDUPONT		
	9:45 AM - 10:00 AM	MORNING BREAK		
	10:00 AM - 11:20 AM	<b>SESSION 3A</b> DESIGN VERIFICATION AND TEST  MEETING ROOM 201	<b>SESSION 3B</b> HIGH PERFORMANCE / LOW POWER LOGIC DESIGN  MEETING ROOM 206	<b>SESSION 3C</b> IOT & SMART SENSORS  MEETING ROOM 207
	11:20 AM - 11:40 AM	MORNING BREAK		
	11:40 AM - 1:00 PM	<b>SESSION 4A (4A.1 &amp; 4A.2)</b> DESIGN TECHNOLOGY CO-OPTIMIZATION (DTCO) MACHINE LEARNING ON CONVENTIONAL AND EMERGING PLATFORMS MEETING ROOM 201	<b>SESSION 4B</b> HIGH PERFORMANCE / LOW POWER LOGIC DESIGN  MEETING ROOM 206	<b>SESSION 4C</b> IOT & SMART SENSORS  MEETING ROOM 207
	1:00 PM - 1:30 PM	LUNCH BREAK		
	1:30 PM - 2:30 PM	<b>EMBEDDED TUTORIAL 3</b>  <b>ULTRA-LOW-POWER DIGITAL ARCHITECTURES FOR THE INTERNET OF THINGS</b>  MEETING ROOMS 209/210		
	2:30 PM - 3:30 PM	<b>EMBEDDED TUTORIAL 4</b>  <b>MANAGING THE EVER INCREASING COMPLEXITY OF CYBER-PHYSICAL SYSTEMS IN HIGH-TECH INDUSTRY</b>  MEETING ROOMS 209/210		
	3:30 PM - 3:40 PM	AFTERNOON BREAK		
	3:40 PM - 5:00 PM	<b>SESSION 5A</b> ENERGY EFFICIENT LOGIC DESIGN USING SCALED TECHNOLOGIES  MEETING ROOM 201	<b>SESSION 5B</b> HARDWARE SECURITY; PUF, OBFUSCATION, AND TROJAN DETECTION  MEETING ROOM 206	<b>SESSION 5C</b> DEMYSTIFYING SELF-DRIVING CARS  MEETING ROOM 207

Tuesday March 13

9:00 AM - 9:45 AM

Meeting Rooms 209/210

## Murphy Was an Optimist: Embracing Asymmetry in Electronics



**Kerry Bernstein**

***Defense Advanced Research Projects Agency (DARPA)***

The high performance digital microelectronic component is designed to do one thing – that is to faithfully execute its instruction set architecture. The resulting hardware embodiment, however, forces structure into materials that resist order. These structures immediately begin reverting to their lowest energy state and highest disorder. Semiconductor wear-out and aging are evidence of this entropy. Countering these effects is expensive, and contributes nothing to transaction throughput or energy efficiency. Against this backdrop, selected emerging concepts in device physics, process, design, architecture, reliability and hardware security may collectively embrace entropy, and use asymmetry in our favor. This talk will provide an overview of concepts that connect low level device physics to high level architecture in a way that leverages asymmetry in our favor. Given that current devices are confronting not just atomistic but now quantum-mechanical limitations to scaling, the need is greater than ever.

### **About Kerry Bernstein**

Kerry Bernstein is a program manager in the Microsystems Technology Office at the Defense Advanced Research Projects Agency (DARPA). His interests are in the area of hardware security and emerging high performance post-CMOS device technologies. Mr. Bernstein formerly spent 33 years at the IBM T.J. Watson Research Center and IBM Microelectronics, working in the areas of leading edge, high performance/low-power computing devices and circuits, and 3D Integration. He attributes any successes realized to be due in large part to being surrounded by wonderful people throughout his entire career. Mr. Bernstein received his B.S. (1978) in Electrical Engineering from Washington University in St. Louis, Missouri, and continued graduate work at the University of Vermont. He has co-authored four (4) textbooks, holds 155 patents, and is a Fellow of the Institute of Electrical and Electronics Engineers (IEEE).



## Luncheon Keynote

Tuesday March 13

11:50 AM - 12:25 PM

Meeting Rooms 209/210

### AI Creating New Opportunities for Chip Designers



**Dr. Yankin Tanurhan**  
*Synopsys*

Summary: Rapid advances in artificial intelligence (AI) and machine learning are creating the next wave of opportunities for SoC designers. From facial recognition to surveillance monitoring to autonomous driving, AI is becoming must-have technology for an expanding number of tech applications. Neural networks, modeled after the human brain, have significantly improved developers' ability to implement machine learning hardware and software in edge devices, particularly for object detection and embedded vision applications. This keynote presentation provides an industry perspective on AI trends and emerging uses.

#### **About Yankin Tanurhan**

Dr. Yankin Tanurhan is Vice President Engineering, DesignWare Processor Cores, IP Subsystems, Non-Volatile Memory at Synopsys leading low power and high-performance ARC and EV Embedded Processor developments targeted from Mobile, IoT, Embedded Vision, AI/ML, Digital Home, Automotive/Industrial, Security to Storage markets. His portfolio additionally includes ASIP tool development with products like ASIP Designer and Programmer, IP Subsystems products like Sensor Fusion, Audio, Vision and Security Subsystems and CMOS based Non-Volatile Memory IP development. Dr. Tanurhan has authored 100+ papers in refereed publications. He holds a B.S. and M.S. in Electrical and Computer Engineering from Rheinisch Westfaellische Technische Hochschule (RWTH) in Aachen, Germany and a Dr. Ing. degree summa cum laude in Electrical Engineering from the University of Karlsruhe (TH) in Karlsruhe, Germany.

## Panel Discussion

Tuesday March 13

12:25 PM – 1:25 PM

Meeting Rooms 209/210

### Machine Learning in Quality Electronic Design

**Summary:** Machine learning is beginning to have an impact on system design and verification business, cutting the cost of designs by allowing tools to suggest solutions to common problems that would take design teams weeks or even months to work through. This reduces cost of designs, and potentially expands the market for such tools, opening the door to new designs and faster turnarounds. In this panel, we will have experts from industry and academia discussing the role of machine learning in designs of today and of a foreseeable future.

**Moderator:**

**Vinod Viswanath** - Director of Research and Development, Real Intent

**Panelists:**

**Dr. Chris Rowen** - CEO, Cognite Ventures

**Dr. Drew Wingard** - CEO, Sonics Inc.

**Prof. Paul Franzon** - Cirrus Logic Distinguished Professor of ECE, NCSU

**Dr. Yankin Tanurhan** - VP Engineering, Synopsys

# ISQED Keynote 2P.1

Wednesday March 14

9:00 AM - 9:45 AM

Meeting Rooms 209/210

## Innovation in an Exponential World



**Nate Brese**  
***DowDuPont***

The interplay of design objectives, regulatory disruptions, performance criteria and materials innovations have enabled electronic devices to evolve in accord with roadmaps, “laws” and correlations over the past half century. New opportunities to lower cost and improve performance have led designers into the third dimension where packaging offers miniaturization and efficiency gains. As we approach the tipping point for interconnected devices of all sorts, materials and design ingenuity are in high demand. This talk will focus on key market drivers and challenges facing our industry. We will discuss recent materials and design innovations required by emerging applications as well as the roadmaps guiding us into the future.

### **About Nate Brese**

Nate Brese is a Marketing Fellow in Strategic Marketing and Business Development within DowDuPont Electronics and Imaging. He currently leads acquisition and alliance strategy and has business development activities in a variety of high-growth market segments such as automotive, medical, and high-speed communication. Dr. Brese earned his B.A. in the Integrated Sciences Program at Northwestern Univ. and his Ph. D. in Solid State Chemistry from Arizona State Univ. He conducted postdoctoral research at the Max Planck Institut für Festkörperforschung in Stuttgart, Germany, and at Cornell Univ. He later completed the two-year Wharton Management Certification Program at Univ. Pennsylvania. As a research scientist and marketing professional at OSRAM Sylvania, Rohm and Haas, and Dow Electronic Materials, Nate has been instrumental in launching new products, creating business plans, assessing acquisition targets, and developing business opportunities in numerous areas, including phosphors, advanced packaging, industrial finishing, military optics, LEDs, and optical communication. He organized a Gordon Conference on Solid State Chemistry and a Materials Research Society Symposium on Solid State Chemistry. He is a member of the ACS, ECS, IEEE, MRS, and the Technical Committee of iNEMI. Nate is a co-inventor on over 20 US patents and co-author of 40 scientific papers.

# Embedded Tutorial 1

Tuesday March 13

1:35 PM - 2:35 PM

Meeting Rooms 209/210

## Power-Aware Testing in the Era of IoT



**Dr. Patrick Girard**

***LIRMM / CNRS - University of Montpellier / France***

Summary: Managing power consumption of circuits and systems is one of the most important challenges for the semiconductor industry in the era of IoT. Power management techniques are used today to control the power dissipation during functional operation. Since the application of these techniques has profound implications on manufacturing test, power-aware testing has become indispensable for low-power LSIs and IoT devices. This tutorial provides a comprehensive and practical coverage of power-aware testing. Its first part gives the background and discusses power issues during test. The second part provides comprehensive information on structural and algorithmic solutions for alleviating test-power-related problems. The third part outlines low-power design techniques and shows how low-power devices can be tested safely without affecting yield and reliability.

### **About Patrick Girard**

Patrick GIRARD received a M.Sc. degree in Electrical Engineering and a Ph.D. degree in Microelectronics from the University of Montpellier, France, in 1988 and 1992 respectively. He is currently Research Director at CNRS (French National Center for Scientific Research) and works in the Microelectronics Department of the Laboratory of Informatics, Robotics and Microelectronics of Montpellier (LIRMM) - France. From 2010 to 2014, he was head of this Microelectronics Department. He is co-Director of the International Associated Laboratory « LAFISI » (French-Italian Research Laboratory on Hardware-Software Integrated Systems) created in 2013 by the CNRS and the University of Montpellier with the Politecnico di Torino, Italy. His research interests include all aspects of digital testing and memory testing, with emphasis on critical constraints such as timing and power. Reliability and fault tolerance are also part of his research activities. He has served on numerous conference committees and is the founder and Editor-in-Chief of the ASP Journal of Low Power Electronics (JOLPE). He is also an Associate Editor of the IEEE Transactions on Computers, IEEE Transactions on CAD and the Journal of Electronic Testing – Theory and Applications (JETTA - Springer). He has supervised 37 PhD dissertations and has published 7 books or book chapters, 65 journal papers, and more than 230 conference and symposium papers on these fields. Patrick Girard is a Fellow of IEEE.

## Embedded Tutorial 2

Tuesday March 13

2:35 PM -3:35 PM

Meeting Rooms 209/210

### **Ambient Energy Harvesting Sensor Platform for Internet of Things: From Circuit to System**



**Prof. Yongpan Liu**  
*Tsinghua University, P.R. China*

Summary: Internet of things are regarded as a very promising market in the next decade. However, batteries have become as a critical obstacle due to their limited operating time and frequent maintenance. Energy harvesting techniques are proposed to relieve those problems and self-powered sensor nodes are attracting more and more attentions. A typical self-powered sensor node consists of power supply and computation system, and it collects energy from ambient power sources, such as solar, vibration, temperature difference and RF energy. Several major design challenges exist in the present self-powered sensor nodes: 1) Limited output power: The typical generated power ranges from several mW to hundreds of uW, leading to a gap of several orders of magnitude between the harvested energy and the consumption of mainstream low power chips. 2) Frequent power failures: Lots of power failures occur frequently in self-powered systems, requiring efficient operations in an energy intermittent mode. 3) Hard to predict: The power profiles are determined by the ambient factors and hard to be predicted. This tutorial will provide several state-of-the-art techniques from circuit levels to system levels to handle above challenges, including nonvolatile processor design, architecture exploration, software and system optimization techniques for energy harvesting sensor platform. Finally, we demonstrate a smart ultraviolet monitoring system using CNN-based pattern recognition on the platform.

#### **About Yongpan Liu**

Dr. Yongpan Liu received his B.S., M.S. and Ph.D. degrees from Electronic Engineering Department, Tsinghua University in 1999, 2002 and 2007. He was a visiting scholar at Pennsylvania State University in 2014. He is a key member of Tsinghua-Rohm Research Center and Research Center of Future ICs. He is now an associate professor in Dept. of Electronic Engineering Tsinghua University. His main research interests include nonvolatile computation, low power VLSI design, emerging circuits and systems and design automation. He has published over 100 peer-reviewed conference and journal papers and led over 6 chip design projects for sensing applications, including the first nonvolatile processor (THU1010N). His research is supported by NSFC, 863, 973 Program and Industry Companies such as Huawei, Rohm, Intel and so on. These projects lead to the first nonvolatile processor THU1010N and a series of advanced versions. The line of processors has been adopted for the research of self-powered sensing platforms in 7 universities His work has received Under 40 Young Innovators Award DAC 2017, Micro Top Pick 2016, Best Paper Award in ASPDAC2017, HPCA 2015, 2 Design Contest Awards in ISLPED 2012 and 2013, and 2 Best Paper Nominations in ASPDAC 2013 and 2016. He holds 7 authorized Chinese patents and 1 authorized U.S. patent.

## Embedded Tutorial 3

Wednesday March 14

1:30 PM - 2:30 PM

Meeting Rooms 209/210

### Ultra-Low-Power Digital Architectures for the Internet of Things



**Prof. Prof. Davide Rossi**  
**DEI, University of Bologna**

Summary: A growing number of Internet of Things (IoT) applications require flexible processing of data streams generated by multiple sensors, such as accelerometers, low-resolution cameras, microphone arrays, and vital signs monitors. These applications share the need for high performance and extreme energy efficiency in a power envelope of a few milliWatts, while keeping the flexibility of software programmable architectures to deal to the vast variety of near-sensor data analytics algorithms. This tutorial presents an overview of the emerging architectures implementing the digital processing and control platforms for Internet of things applications. It will provide a review of the state of the art Ultra-Low-Power (ULP) micro-controllers architectures, highlighting main challenges and perspectives, and introducing the potential of exploiting parallel near-threshold computing in this field currently dominated by single-issue processors.

#### **About Davide Rossi**

David Rossi received the PhD from the University of Bologna, Italy, in 2012. He has been a post doc researcher in the Department of Electrical, Electronic and Information Engineering “Guglielmo Marconi” at the University of Bologna since 2015, where he currently holds an assistant professor position. His research interests focus on energy efficient digital architectures in the domain of heterogeneous and reconfigurable multi and many-core systems on a chip. This includes architectures, design implementation strategies, and runtime support to address performance, energy efficiency, and reliability issues of both high end embedded platforms and ultra-low-power computing platforms targeting the IoT domain. In this fields he has published more than 60 paper in international peer-reviewed conferences and journals.

## Embedded Tutorial 4

Wednesday March 14

2:30 PM - 3:30 PM

Meeting Rooms 209/210

### Managing the ever increasing complexity of Cyber-Physical Systems in High-Tech Industry



**Dr. Wouter Leibbrandt**

***Embedded Systems Innovation, TNO, The Netherlands***

Summary: The complexity of advanced cyber-physical systems is ever increasing, making it progressively more difficult to design in a proper and efficient way for system properties such as e.g. performance, reliability, upgradability, safety and security. High tech cyber-physical systems as diverse as industrial printers, cars, medical imaging and IC-manufacturing equipment often contain hundreds of processing elements, tens of millions of lines-of-code, with thousands of interfaces. The same holds for distributed systems like IoT. Architects and designers are rapidly losing grip and overview. A more fundamental basis of embedded systems engineering is being developed to address these issues and starting to be applied. This Model-Based Systems Engineering (MBSE) approach aims at reasoning about non-functional, system, properties such as performance from the highest system architecture level down to the engineering level for individual components. Objective is to assure that in the end system requirements and stakeholder needs are fulfilled, and that components and systems can be tested and validated in a meaningful way. In this tutorial we introduce some of the key principles, such as executable models and domain specific languages, and concerns of MBSE, and present examples from the car entertainment and industrial printing domains. Furthermore, we discuss the current developments which will further increase complexity of cyber-physical systems in the near future, such as autonomous systems and adaptive and learning systems.

#### **About Wouter Leibbrandt**

Wouter Leibbrandt is general manager of the Embedded Systems Innovation department in TNO (TNO-ESI). TNO-ESI focuses on the development of new methods and techniques for design and engineering of increasingly complex high-tech (embedded) systems. It does so in strong partnership and close collaboration with leading high-tech companies such as ASML, Philips, Thales, NXP, Océ, Thermo-Fisher and DAF as well as with leading academic groups in the Netherlands and across Europe. Until early 2016 Wouter was with NXP Semiconductors for 10 years, where he managed the Advanced Applications Lab, investigating new application concepts around future advanced silicon products, driving secure connections for a smarter world. The recurring theme here is that everything is getting connected with everything (IoT). Before joining NXP, he was with Philips Research labs for 14 years, managing a variety of projects and departments. From 2004 to 2006 he lived and worked in China, founding and managing part of the Philips Research labs in Shanghai. Wouter holds a PhD in physics from Utrecht University.

## TABLE OF CONTENTS

### INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN 2018

WELCOME to ISQED 2018 .....	iii
ISQED Committees .....	iv
ISQED Best Papers of 2018 .....	ix
General Information and Convention Center Floor Plan .....	xi
Program at a Glance .....	xiv
Keynote and Luncheon Speakers; Panel .....	xv
Embedded Tutorials .....	xix

#### SESSION 1A: Design Verification and Test

Chair: Vinod Viswanath, Real Intent

Co-Chair: Sreejit Chakravarty, Intel Corporation

<b>Concolic Testing of SystemC Designs</b> .....	1
Bin Lin <sup>1</sup> , Kai Cong <sup>2</sup> , Zhenkun Yang <sup>2</sup> , Zhigang Liao <sup>3</sup> , Tao Zhan <sup>4</sup> , Christopher Havlicek <sup>1</sup> , Fei Xie <sup>1</sup> , <sup>1</sup> Portland State University, <sup>2</sup> Intel Corporation, <sup>3</sup> Virtual Device Technologies LLC, <sup>4</sup> Northwestern Polytechnical University	
<b>A Droop Measurement Built-in Self-Test Circuit for Digital Low-Dropout Regulators</b> .....	8
Aydin Dirican, Cagatay Ozmen, Martin Margala, University of Massachusetts Lowell	
<b>Test Set Identification for Improved Delay Defect Coverage in the Presence of Statistical Delays</b> .....	14
Pavan Kumar Javvaji, Basim Shanyour, Spyros Tragoudas, Southern Illinois University Carbondale	
<b>Augmenting ESD and EOS Physical Analysis with Per Pin ESD and Leakage DFT</b> .....	20
Horaira Abu, Salem Abdennadher, Benoit Provost, Harry Muljono, Intel Corporation	

#### SESSION 1B: System-level Design and Methodologies (SDM)

Chair: Rajesh Berigei, Consultant

Co-Chair: Jingtong Hu, University of Pittsburgh

<b>Hybrid-Comp: A Criticality-Aware Compressed Last-Level Cache</b> .....	25
Amin Jadidi <sup>1</sup> , Mohammad Arjomand <sup>2</sup> , Mahmut Kandemir <sup>1</sup> , Chita Das <sup>1</sup> , <sup>1</sup> Pennsylvania State University, <sup>2</sup> Georgia Institute of Technology	
<b>Energy-Optimal Dynamic Voltage Scaling in Multicore Platforms with Reconfigurable Power Distribution Network</b> .....	31
Juyeon Kim and Taewhan Kim, Seoul National University	
<b>Optimizing Energy in a DRAM based Hybrid Cache</b> .....	37
Jiacong He <sup>1</sup> and Joseph Callenes-Sloan <sup>2</sup> , <sup>1</sup> University of Texas at Dallas, <sup>2</sup> California Polytechnic State University	
<b>Program Acceleration Using Nearest Distance Associative Search</b> .....	43
Mohsen Imani, Daniel Peroni, Tajana Rosing, University of California San Diego	

#### SESSION 1C: Emerging Logic and Memory Technologies in IoT and Neuromorphic Architectures

Chair: Shih-Hung Chen, IMEC

Co-Chair: Jayita Das, Intel Corporation

<b>Synthesis of Normally-Off Boolean Circuits: An Evolutionary Optimization Approach Utilizing Spintronic Devices</b> .....	49
Arman Roohi, Ramtin Zand, Ronald F DeMara, University of Central Florida	



<b>LUPIS: Latch-Up Based Ultra Efficient Processing In-Memory System</b> .....	55
Joonseop Sim, Mohsen Imani, Woojin Choi, Yeseong Kim, Tajana Rosing, University of California San Diego	

<b>Energy Efficient Neuromorphic Processing using Spintronic Memristive Device with Dedicated Synaptic and Neuron Terminology</b> .....	61
Zoha Pajouhi, Intel Corporation	

<b>A Bi-Memristor Synapse with Spike-Timing-Dependent Plasticity for On-Chip Learning in Memristive Neuromorphic Systems</b> .....	69
Sagarvarma Sayyaparaju, Sherif Amer, Garrett S. Rose, University of Tennessee Knoxville	

### SESSION 2A: Automated Analog and Digital Circuit Optimization

Chair: Srinu Krishnamoorthy, AMD

Co-Chair: Srinivas Katkooi, University of South Florida

<b>Recognition of Regular Layout Structures</b> .....	75
Yu-Cheng Chiang, Shr-Cheng Tsai, Rung-Bin Lin, Yuan Ze University	

<b>A Simplified Methodology for Complex Analog Module Layout Generation</b> .....	82
Pradeep Kumar Chawda, Texas Instruments, Inc	

<b>Process Variation Aware D-Flip-Flop Design using Regression Analysis</b> .....	88
Shinichi Nishizawa <sup>1</sup> and Hidetoshi Onodera <sup>2</sup> , <sup>1</sup> Saitama University, <sup>2</sup> Kyoto University	

<b>Clock Buffer and Flip-flop Co-optimization for Reducing Peak Current Noise</b> .....	94
Joochan Kim and Taewhan Kim, Seoul National University	

<b>Parasitic-Aware <math>g_m/I_D</math>-Based Many-Objective Analog/RF Circuit Sizing</b> .....	100
Tuotian Liao and Lihong Zhang, Memorial University of Newfoundland	

### SESSION 2B: System-level Design and Methodologies (SDM)

Chair: Rajesh Berigei, Consultant

Co-Chair: Jingtong Hu, University of Pittsburgh

<b>A Loop Structure Optimization Targeting High-level Synthesis of Fast Number Theoretic Transform</b> .....	106
Kazushi Kawamura, Masao Yanagisawa, Nozomu Togawa, Waseda University	

<b>A 4-PAM Interconnect in Network-on-Chip for High-Throughput and Latency-Sensitive Applications</b> .....	112
Ahmad Mansour <sup>1</sup> , Ahmed Elnaggar <sup>1</sup> , Bassma Alabassy <sup>2</sup> , Mostafa Khamis <sup>2</sup> , Ahmed Shalaby <sup>3</sup> , <sup>1</sup> Alexandria University, <sup>2</sup> Mentor Graphics Corp., <sup>3</sup> Benha University	

<b>Comparative Study and Prediction Modeling of Photonic Ring Network on Chip Architectures</b> .....	119
Sara Karimi and Jelena Trajkovic, Concordia University	

<b>Power and Performance Aware Memory-Controller Voting Mechanism</b> .....	127
Milena Vratonjic <sup>1</sup> , Harmander Singh <sup>2</sup> , Gautam Kumar <sup>3</sup> , Roumi Mohamed <sup>3</sup> , Ashish Bajaj <sup>3</sup> , Ken Gainey <sup>1</sup> , <sup>1</sup> Qualcomm Atheros, Inc., <sup>2</sup> Qualcomm Technologies Inc., <sup>3</sup> Qualcomm India Private Limited	

<b>PDA-HyPAR: Path-Diversity-Aware Hybrid Planar Adaptive Routing Algorithm for 3D NoCs</b> .....	131
Jindun Dai <sup>1,2</sup> , Renjie Li <sup>2</sup> , Xin Jiang <sup>3</sup> , Takahiro Watanabe <sup>2</sup> , <sup>1</sup> Shanghai Jiao Tong University, <sup>2</sup> Waseda University, <sup>3</sup> Kitakyushu College	

### SESSION 2C: Poster Papers

Chair: Swaroop Ghosh, Pennsylvania State University

<b>Network on Interconnect Fabric</b> .....	138
Boris Vaisband, Adeel Bajwa, Subramanian Iyer, University of California, Los Angeles	

<b>Efficient K Nearest Neighbor Algorithm Implementations for Throughput-Oriented Architectures</b> ...	144
Jihyun Ryoo <sup>1</sup> , Meena Arunachalam <sup>2</sup> , Rahul Khanna <sup>2</sup> , Mahmut Kandemir <sup>1</sup> , <sup>1</sup> Pennsylvania State University, <sup>2</sup> Intel Corporation	

<b>Body-Biasing Assisted <math>V_{min}</math> Optimization for 5nm-Node Multi-<math>V_t</math> FD-SOI 6T-SRAM</b> .....	<b>151</b>
Jheng-Yi Chen, Ming-Yu Chang, Shi-Hao Chen, Jia-Wei Lee, Meng-Hsueh Chiang, National Cheng Kung University	
<b>Measuring the Effectiveness of ISO26262 Compliant Self Test Library</b> .....	<b>156</b>
Frederico Pratas, Thomas Dedes, Andrew Webber, Majid Bemanian, Itai Yarom, MIPS Tech LLC	
<b>An Online Framework for Diagnosis of Multiple Defects in Scan Chains</b> .....	<b>162</b>
Sarmad Tanwir <sup>1</sup> , Michael Hsiao <sup>1</sup> , Loganathan Lingappan <sup>2</sup> , <sup>1</sup> Virginia Tech, <sup>2</sup> Intel Corporation	
<b>Routing at Compile Time</b> .....	<b>169</b>
Chun-Xun Lin, Tsung-Wei Huang, Martin Wong, University of Illinois at Urbana-Champaign	
<b>Uncertainty Aware Mapping of Embedded Systems for Reliability, Performance, and Energy</b> .....	<b>176</b>
Wenkai Guan, Milad Ghorbani Moghaddam, Cristinel Ababei, Marquette University	
<b>On the Write Energy of Non-Volatile Resistive Crossbar Arrays with Selectors</b> .....	<b>184</b>
Albert Ciprut and Eby G. Friedman, University of Rochester	
<b>A Modified Method of Logical Effort for FinFET Circuits Considering Impact of Fin-Extension Effects</b> .....	<b>189</b>
Archana Pandey <sup>1</sup> , Pitul Garg <sup>1</sup> , Shobhit Tyagi <sup>1</sup> , Rajeev Ranjan <sup>2</sup> , Anand Bulusu <sup>1</sup> , <sup>1</sup> Indian Institute of Technology Roorkee, <sup>2</sup> Samsung Electronics	
<b>Generic System-Level Modeling and Optimization for Beyond CMOS Device Applications</b> .....	<b>196</b>
Victor Huang, Chenyun Pan, Azad Naeemi, Georgia Institute of Technology	
<b>Terahertz Travelling Wave Amplifier Design using Ballistic Deflection Transistor</b> .....	<b>201</b>
Huan Wang <sup>1</sup> , Jean-François Millithaler <sup>1</sup> , Ronald Knepper <sup>2</sup> , Martin Margala <sup>1</sup> , <sup>1</sup> University of Massachusetts, <sup>2</sup> Boston University	
<b>Reliable Memory PUF Design for Low-Power Applications</b> .....	<b>207</b>
Mohammad Saber Golanbari, Saman Kiamehr, Rajendra Bishnoi, Mehdi Tahoori, Karlsruhe Institute of Technology	
<b>An ESD Transient Clamp with 494 pA Leakage Current in GP 65 nm CMOS Technology</b> .....	<b>214</b>
Mahdi Elghazali, Manoj Sachdev, Ajoy Opal, University of Waterloo	
<b>Enhancing Circuit Operation using Analog Floating Gates</b> .....	<b>221</b>
Ujas Patel <sup>1</sup> , Sai Govinda Rao Nimmalapudi <sup>1</sup> , Harvey Stiegler <sup>1</sup> , Andrew Marshall <sup>1</sup> , Keith Jarreau <sup>2</sup> , <sup>1</sup> University of Texas at Dallas, <sup>2</sup> Texas Instruments Inc	
<b>An Automated Flow for Design Validation of Switched Mode Power Supply</b> .....	<b>227</b>
Pradeep Kumar Chawda and Srikrishna Srinivasan, Texas Instruments Inc	
<b>Dynamic NoC Platform for Varied Application Needs</b> .....	<b>232</b>
Sidhartha Sankar Rout <sup>1</sup> , Hemanta Kumar Mondal <sup>2</sup> , Rohan Juneja <sup>1</sup> , Sri Harsha Gade <sup>1</sup> , Sujay Deb <sup>1</sup> , <sup>1</sup> Indraprastha Institute of Information Technology Delhi, <sup>2</sup> University of Southern Brittany	

### **SESSION 3A.1: Design Verification and Test**

Chair: Vinod Viswanath, Real Intent

Co-Chair: Sreejit Chakravarty, Intel Corporation

<b>A Technique to Aggregate Classes of Analog Fault Diagnostic Data Based on Association Rule Mining</b> .....	<b>238</b>
Ruslan Dautov <sup>1</sup> and Sergey Mosin <sup>2</sup> , <sup>1</sup> Shenzhen University, <sup>2</sup> Kazan Federal University	
<b>Extracting Hardware Assertions Including Word-Level Relations over Multiple Clock Cycles</b> .....	<b>244</b>
Mami Miyamoto and Kiyoharu Hamaguchi, Shimane University	

## SESSION 3A.2: Automated Analog and Digital Circuit Optimization

Chair: Srinu Krishnamoorthy, AMD

Co-Chair: Srinivas Katkooari, University of South Florida

<b>A Study on NBTI-induced Delay Degradation Considering Stress Frequency Dependence .....</b>	<b>251</b>
Zuitoku Shin <sup>1</sup> , Shumpei Morita <sup>1</sup> , Song Bian <sup>1</sup> , Michihiro Shintani <sup>2</sup> , Masayuki Hiromoto <sup>1</sup> , Takashi Sato <sup>1</sup> , <sup>1</sup> Kyoto University, <sup>2</sup> Nara Institute of Science and Technology	
<b>Verification Methodology to Guarantee Low Routing Resistance to Well Taps .....</b>	<b>257</b>
Mohammed Fakhrudin, Kuok-Khian Lo, James Karp, Michael Hart, Min-Hsing Chen, Xilinx, Inc.	

## SESSION 3B: High Performance / Low Power Logic Design

Chair: Kurt Schwartz, Texas Instruments, Inc.

Co-Chair: Jose Pineda de Gyvez, Eindhoven Univ of Technology

<b>Ultra-Low Swing CMOS Transceiver for 2.5-D Integrated Systems .....</b>	<b>262</b>
Przemyslaw Mrosczyk and Vasilis Pavlidis, The University of Manchester	
<b>Back-Bias Generator for Post-Fabrication Threshold Voltage Tuning Applications in 22nm FD-SOI Process .....</b>	<b>268</b>
Arif Siddiqi, Navneet Jain, Mahbub Rashed, Globalfoundries Inc	
<b>Logic-based Row Redundancy Technique Designed in 7nm FinFET Technology for Embedded SRAMs .....</b>	<b>274</b>
Vivek Nautiyal, Nishant Nukala, Fakhrudinali Bohra, Sagar Dwivedi, Jitendra Dasani, Satinderjit Singh, Gaurav Singla, Martin Kinkade Kinkade, ARM Inc	
<b>A 125mV 2ns-Access-Time 16Kb SRAM Design based on a 6T Hybrid TFET-FinFET Cell .....</b>	<b>280</b>
Hassan Afzali-Kusha, Alireza Shafaei, Massoud Pedram, University of Southern California	

## SESSION 3C: IoT and Smart Sensors

Chair: Pradeep Chawda, Texas Instruments, Inc.

Co-Chair: Ali A. Shahi, Globalfoundries, Inc.

<b>New AC Resistance Calculation of Printed Spiral Coils for Wireless Power Transfer .....</b>	<b>286</b>
Gaorong Qian, Yuhua Cheng, Guoxiong Chen, Gaofeng Wang, Hangzhou Dianzi University	
<b>An Automated Design Flow for Synthesis of Optimal Multi-layer Multi-shape PCB Coils for Inductive Sensing Applications .....</b>	<b>290</b>
Pradeep Kumar Chawda, Texas Instruments, Inc	
<b>When "things" Get Older: Exploring Circuit Aging in IoT Applications .....</b>	<b>296</b>
Xinfei Guo, Vaibhav Verma, Patricia Gonzalez-Guerrero, Mircea Stan, University of Virginia	

## SESSION 4A.1: Design Technology Co-Optimization

Chair: Aswin Mehta, Texas Instruments, Inc.

Co-Chair: Rajan Beera, Pall Corporation

<b>A Systematic Study of Hotspot Detection in Physical Designs using Machine Learning .....</b>	<b>302</b>
Piyush Verma, Robert Pack, Sriram Madhavan, Globalfoundries Inc.	

## SESSION 4A.2: Machine Learning on Conventional and Emerging Platforms

Chair: Yang (Cindy) Yi, Virginia Tech

Co-Chair: Aswin Mehta, Texas Instruments, Inc.

<b>A Deep Learning Based Approach for Analog Hardware Implementation of Delayed Feedback Reservoir Computing System .....</b>	<b>308</b>
Jialing Li, Kangjun Bai, Lingjia Liu, Yang Yi, Virginia Tech	

<b>An Area and Energy Efficient Design of Domain-Wall Memory-Based Deep Convolutional Neural Networks using Stochastic Computing .....</b>	<b>314</b>
Xiaolong Ma <sup>1</sup> , Yipeng Zhang <sup>1</sup> , Geng Yuan <sup>1</sup> , Ao Ren <sup>1</sup> , Zhe Li <sup>1</sup> , Jie Han <sup>2</sup> , Jingtong Hu <sup>3</sup> , Yanzhi Wang <sup>1</sup> , <sup>1</sup> Syracuse University, <sup>2</sup> University of Alberta, <sup>3</sup> University of Pittsburgh	

<b>A Path to Energy-efficient Spiking Delayed Feedback Reservoir Computing System for Brain-inspired Neuromorphic Processors .....</b>	<b>322</b>
Kangjun Bai and Yang Yi, Virginia Tech	

### **SESSION 4B: High Performance / Low Power Logic Design**

Chair: Jose Pineda de Gyvez, Eindhoven Univ of Technology

Co-Chair: Raviprakash Rao, Texas Instruments, Inc.

<b>Low Power Latch Based Design with Smart Retiming .....</b>	<b>329</b>
Kamlesh Singh <sup>1</sup> , Hailong Jiao <sup>1,2</sup> , Jos Huisken <sup>1</sup> , Hamed Fatemi <sup>3</sup> , José Pineda de Gyvez <sup>3</sup> , <sup>1</sup> Eindhoven University of Technology, <sup>2</sup> Peking University, <sup>3</sup> NXP Semiconductors	

<b>Parallel implementation of Finite State Machines for Reducing the Latency of Stochastic Computing .....</b>	<b>335</b>
Cong Ma and David Lilja, University of Minnesota Twin Cities	

<b>A Post-Silicon Hold Time Closure Technique using Data-Path Tunable-Buffers for Variation-Tolerance in Sub-threshold Designs .....</b>	<b>341</b>
Divya Akella Kamakshi, Xinfei Guo, Harsh Patel, Mircea Stan, Benton Calhoun, University of Virginia	

<b>A Low-Power Configurable Adder for Approximate Applications .....</b>	<b>347</b>
Tongxin Yang, Tomoaki Ukezono, Toshinori Sato, Fukuoka University	

### **SESSION 4C: IoT & Smart Sensors**

Chair: Pradeep Chawda, Texas Instruments, Inc.

Co-Chair: Ali A. Shahi, Globalfoundaries, Inc.

<b>Mathematical Derivation, Circuits Design and Clinical Experiments of Measuring Blood Flow Volume (BFV) at Arteriovenous Fistula (AVF) of Hemodialysis (HD) Patients Using a Newly-Developed Photoplethysmography (PPG) Sensor .....</b>	<b>353</b>
Paul (C.P.) Paul <sup>1</sup> , Pei-Yu Chiang <sup>1</sup> , D.C. Tarn <sup>2</sup> , C.Y. Yang <sup>2</sup> , <sup>1</sup> National Chiao Tung University, <sup>2</sup> Taipei Veterans General Hospital	

<b>A Wireless Multifunctional Monitoring System of Tower Body Running State Based on MEMS Acceleration Sensor .....</b>	<b>357</b>
Linxi Dong, Haonan Wang, Gaofeng Wang, Weimin Qiu, Hangzhou Dianzi University	

<b>Power Management Factors and Techniques for IoT Design Devices .....</b>	<b>364</b>
Anupriya Prasad and Pradeep Chawda, Texas instruments, Inc	

<b>Hierarchical Dynamic Goal Management for IoT Systems .....</b>	<b>370</b>
Axel Jantsch <sup>1</sup> , Arman Anzanpour <sup>2</sup> , Hedyeh Kolerdi <sup>1</sup> , Iman Azimi <sup>2</sup> , Lydia Chaido Siafara <sup>1</sup> , Amir M. Rahmani <sup>1,3</sup> , Nima TaheriNejad <sup>1</sup> , Pasi Liljeberg <sup>2</sup> , Nikil Dutt <sup>3</sup> , <sup>1</sup> TU Wien, <sup>2</sup> University of Turku, <sup>3</sup> University of California Irvine	

### **SESSION 5A: Machine Learning on Conventional and Emerging Platforms**

Chair: Yang (Cindy) Yi, Virginia Tech

Co-Chair: Aswin Mehta, Texas Instruments, Inc.

<b>Quantized Neural Networks with New Stochastic Multipliers .....</b>	<b>376</b>
Bingzhe Li <sup>1</sup> , MohammadHassan Najafi <sup>1</sup> , Bo Yuan <sup>2</sup> , David Lilja <sup>1</sup> , <sup>1</sup> University of Minnesota-Twin Cities, <sup>2</sup> City University of New York	

<b>High Performance Training of Deep Neural Networks Using Pipelined Hardware Acceleration and Distributed Memory .....</b>	<b>383</b>
Raghav Mehta <sup>1</sup> , Yuyang Huang <sup>2</sup> , Mingxi Cheng <sup>3</sup> , Shrey Bagga <sup>4</sup> , Nishant Mathur <sup>4</sup> , Ji Li <sup>4</sup> , Jeffrey Draper <sup>4</sup> , Shahin Nazarian <sup>4</sup> , <sup>1</sup> Mentor, <sup>2</sup> NVIDIA, <sup>3</sup> Duke University, <sup>4</sup> University Of Southern California	

<b>Deep Neural Network Acceleration Framework Under Hardware Uncertainty .....</b>	<b>389</b>
Mohsen Imani, Pushen Wang, Tajana Rosing, University of California San Diego	
<b>A Hardware-Friendly Algorithm for Scalable Training and Deployment of Dimensionality Reduction Models on FPGA .....</b>	<b>395</b>
Mahdi Nazemi, Amir Erfan Eshratifar, Massoud Pedram, University of Southern California	

### **SESSION 5B: Hardware Security: PUF, Obfuscation, and Trojan Detection**

Chair: Jon Nafziger, Texas Instruments, Inc.

Co-Chair: Jie Gu, Northwestern University

<b>Securing FPGA-based Obsolete Component Replacement for Legacy Systems .....</b>	<b>401</b>
Zhiming Zhang <sup>1</sup> , Laurent Njilla <sup>2</sup> , Charles Kamhoua <sup>3</sup> , Kevin Kwiat <sup>2</sup> , Qiaoyan Yu <sup>1</sup> , <sup>1</sup> University of New Hampshire, <sup>2</sup> Air Force Research Laboratory, <sup>3</sup> Army Research Laboratory	
<b>High-Level Synthesis of Key Based Obfuscated RTL Datapaths .....</b>	<b>407</b>
Sheikh Ariful Islam and Srinivas Katkoori, University of South Florida	
<b>Double Error Cellular Automata-Based Error Correction with Skip-mode Compact Syndrome Coding for Resilient PUF Design .....</b>	<b>413</b>
Anthony Mattar El Raachini, Hussein Alawieh, Adam Issa, Zainab Swaidan, Rouwaida Kanj, Ali Chehab, Mazen Saghir, American University of Beirut	
<b>Design and Evaluation of Physical Unclonable Function for Inorganic Printed Electronics .....</b>	<b>419</b>
Ahmet Turan Erozan <sup>1</sup> , Mohammad Saber Golanbari <sup>1</sup> , Rajendra Bishnoi <sup>1</sup> , Jasmin Aghassi-Hagmann <sup>1,2</sup> , Mehdi Tahoori <sup>1</sup> , <sup>1</sup> Karlsruhe Institute of Technology, <sup>2</sup> Offenburg University of Applied Sciences	

### **SESSION 5C: Demystifying Self-driving Cars**

Chair: Jayita Das, Intel Corporation

<b>Near-Future Traffic Evaluation based Navigation for Automated Driving Vehicles Considering Traffic Uncertainties .....</b>	<b>425</b>
Kuen-Wey Lin <sup>1</sup> , Masanori Hashimoto <sup>2</sup> , Yih-Lang Li <sup>1</sup> , <sup>1</sup> National Chiao Tung University, <sup>2</sup> Osaka University	
<b>Low Cost and Power CNN/Deep Learning Solution for Automated Driving .....</b>	<b>432</b>
Mihir Mody, Desappan Kumar, Pramod Swami, Manu Mathew, Soyeb Nagori, Texas Instruments, Inc	
<b>Resource Constrained Cellular Neural Networks for Real-time Obstacle Detection using FPGAs ....</b>	<b>437</b>
Xiaowei Xu <sup>1,2</sup> , Tianchen Wang <sup>1</sup> , Qing Lu <sup>1</sup> , Yiyu Shi <sup>1</sup> , <sup>1</sup> University of Notre Dame, <sup>2</sup> Huazhong University of Science and Technology	