

*2002 IEEE
3rd International Symposium on
QUALITY ELECTRONIC DESIGN
March 19-20, 2002 – San Jose, CA*

Design Success: Foundry Perspective

***Jim Kupec**
CEO of AmmoCore Technology, Inc.
Previous President of UMC-USA*



***“It is not the strongest of the species to survive,
nor the most intelligent,
but rather the one most responsive to change.”***

*Charles Darwin, “On the Origin of the
Species by Natural Selection”, 1859*




Technology is Rapidly Advancing

SIA ROADMAP



** Courtesy of ITRS*

UMC ROADMAP




** Courtesy of UMC*



Technology is Rapidly Accelerating

ITRS Roadmap Acceleration Continues...Half Pitch



* Courtesy of ITRS



Disintegration Allows More Advanced Resources But...





...Coordination is Critical

Example



The Big Hard Chips






Big Chips are Real

20 x 20 mm

** Chip courtesy of Xilinx*



The Big Hard Chip




* From ITRS/ AmmoCore Estimates



Chip Size Estimates

Design Gap

- EDA Methodology
 - DSM
 - Complexity
- IP
 - Memory
 - Analogue
 - Integration of Logic




% = Silicon consumed by various chip sizes



Rapidly Expanding Design Gap

Million Gates



	1997	1999	2001	2003
IC Physical Size (cm ²)	4.8	8.0	8.5	9.0
Area after Mem (cm ²)	2.9	4.8	5.1	5.4
Auto-layout Tx (M)	23.0	67.2	81.6	129.6
Equivalent Gates (M)	5.8	16.8	20.4	32.4

Sources: SIA, Dataquest


- New systems will need to take advantage of advances in IC manufacturing technology
- Finer process geometries provide ability to manufacture >30M gates on a single die
- Ability to implement large Systems in silicon will decline due to physical design limitations

Physical design methodologies will not scale



Design Gap Creates Opportunity... If Early Adoption is Successful

Sensitivity of Profits over Product Life



* From Accelerating Innovation




Challenges of Big Multi-Million Gate Chips

- Deep Submicron Effects Are Critical
- Physical Methodologies Do Not Scale
- Engineering Team Coordination Raises Overhead Factors
- IP Integration



DSM Challenges










Metal Modeling

- Coupling
- Antenna
- Electro Migration

* Courtesy of UMC




Modularized Technology

Passivation, Fuse, RDL				
<p>Multi-layer Interconnect</p> 	<p>MIM Capacitor</p> 	<p>RF Inductor</p> 		
<p>Devices Core I/O Analog Low Vt Zero Vt Resistor Varactor</p>	<p>HS, LL, MPU, LP</p> 	<p>e-SRAM</p> 	<p>e-FLASH</p> 	<p>SiGe-BiCMOS</p> 
<p>Twin-well / Triple-well / well isolation</p>		<p>e-DRAM Trench cell</p> 		
<p>Starting Material Bulk, EPI, SOI, etc.</p>				


* Courtesy of UMC



Platform Technology






 =Technology Features

 = Design Support Features




EDA: Challenges of Big Chips (multi-million gates > 10M)



SRAM: Challenges

THEN




First 256 Bit SRAM

- Handcrafted
- Fixed Size
- Technology Bound
- Extremely Optimized

* Courtesy of Fairchild, circa 1970

NOW



Compilation

- Auto-Compilation
- Various Sizes (smaller)
- Technology Sets
- Non-Optimized
(limited range, cells, footprint)

FUTURE




SRAM Future

- Large Sizes
 - Redundancy
 - 1T, 2T Cells
 - MRAM Cells
- Bit Density Approach 50% DRAM
- ASIC Process Compatible
- Tolerable Process Cost



DRAM: Challenges

THEN




Most Successful 16K DRAM

- Handcrafted
- Fixed Size
- Technology Bound
- Extremely Optimized

* Courtesy of Mostek, circa 1976

NOW



EDRAM

- Place Macro
- Limited Implementation
- 8M – 256 Mbit
- Process Complexity Adder
- Non-evolved IP

FUTURE



EDRAM Future

- Technology lags ASICS
- Process Cost Adder
- Package Solution Competition



Summary

- Design must be able to coordinate multiple IP sets
 - “ Trust but Verify ”
- New EDA tools/ methodologies required to cope w/ large densities and DSM
 - “ Target Needs ”
- Adaption opportunities are accelerating
 - “ Proverbial Inflection Point ”

