

Ramping New Products Yields in the Deep Submicron Age

ISQED 2000

March 21st, 2000

PDF Solutions, Inc.

John K. Kibarian

Major Points


- Increasing design and process complexity becoming critical factor leading to yield loss
- Systematic yield loss component is significant, growing, and recoverable
- Fundamental new approach, focused on integration between design, process and manufacturing, is required to recover yield loss

Outline

- Product Yield Ramps: the market pressures
- The Design-Manufacturing Integration Problem
- Solution
- Examples
- Concluding remarks

Complexity is Increasing Across the Board


IC Complexity: Transistors



IP Reuse is
Critical to Get
Designs to Market
Faster

Unless Corrected,
Increased Processing
Complexity Reduces
Yield up to 5% per Year


IC Complexity: Processing Steps




The Window is Tightening

Years to 1 Million Sales

The demand is accelerating



Design Rules: 0.13u 0.18u 0.25u 0.35u 0.5u




There is less time to bring up the volume

Missing the Window is Expensive

Three costs:


- Lost market share
- Increased NRE
- Increased Costs of Goods Sold (COGS)



Integration effects market entry point, performance, and cost basis


And Those Yield Loss \$\$\$ are Recoverable ...

Yield Loss Components





Bad News:
Integration Issues
Now Account for 30%
of Yield Loss During
Ramp

Recoverable Yield Loss



Good News:
Nearly All Integration
Related Loss is
Recoverable

... but, an Integrated Approach is Required



“Ask yourself this: Why does a MIPS core cost 25 cents, and you go to QED and there's a 100-fold increase in value? ... the QED part is worth \$25 because it is implemented in silicon.”


— Rob Chaplinsky, general partner of Mohr Davidow Ventures

Technical Issues Have Both Design and Manufacturing Implications



New Technology	Impact on Design / Manufacturing Interface	Compensation	Design – Manufacturing Issue
Chemical Mechanical Polishing (CMP)	<ul style="list-style-type: none"> • ILD Variability • Depth of focus • Capacitance variability 	<ul style="list-style-type: none"> • Dummy fill • Increased design margin 	<ul style="list-style-type: none"> • What is the circuit performance impact? • What is the optimal dummy fill strategy?
I-Line @ 0.35 μ m DuV @ 0.25 μ m and below	<ul style="list-style-type: none"> • Large w/in chip line width variation 	<ul style="list-style-type: none"> • Optical Proximity Correction 	<ul style="list-style-type: none"> • Printability verification after OPC? • Gap fill issues?
Channel & Source Drain Engineering RTA, Tox, Poly CD	<ul style="list-style-type: none"> • Increased relative variability of transistor performance 	<ul style="list-style-type: none"> • Statistical design • Increase margins 	<ul style="list-style-type: none"> • Traditional worst case corners not valid
Re-use of large design cores	<ul style="list-style-type: none"> • Debugging product yield issues 	<ul style="list-style-type: none"> • Black box yield models 	<ul style="list-style-type: none"> • Fault localization difficult

Design or Manufacturing Problem? Both!



CMP causes layout dependent dielectric variation which causes yield loss




Dummy fill improves uniformity



But capacitance can go up!




B. Stine et al, Transactions on Electron Devices, Vol 45 No. 3




Optimal solution depends on both design and process considerations

Simulating Design - Manufacturing Integration




The Yield Impact Matrix



Yield Impact Matrix		Design		
		Defectivity	Dependent	Overall
Product A	Chip	85.7%	58.0%	49.8%
	Block A	95.0%	93.0%	88.4%
	Block B	95.0%	65.0%	61.8%
	Virgin Cache	80.0%	80.0%	64.0%
	Cache w/ Repair	95.0%	96.0%	91.2%

Using Simulated Integration Results to Make Production Decisions







Example 1: Via Short Flow CV Example Floorplan

Long Runners	Long Runners			Long Runners
	Via1 Loading			
	Via2 Loading	Contact Loading	Isolated Vias	
	Via2 Misalignment		Contact Misalignment	
	Redundancy		Size	

- Via1/Via2/Contact Loading:
Compute yield impact of density.
- Via2/Contact Misalignment:
Compute yield impact of misalignment of via to underlying layers.
- Redundancy:
Compare fault rates of single via chains to redundant via chains.
- Size:
Compute yield impact of via size.
Check process margin.
- Long Runners:
Compute yield impact of long metal runs in via chain.

Example 1: Yield Modeling

Process Specific Via Yield Model



Via Yield Model:

$$Y_{\text{via(non-redundant)}} = f_1(\text{misalignment, density, } N)$$

$$Y_{\text{via-redundant}} = f_2(\text{misalignment, density, } N)$$


Example 1: Design Yield Entitlement

Product Specific Via Yield Prediction

Via Yield Model:

$$Y_{\text{via(non-redundant)}} = f_1(\text{misalignment, density, N})$$

$$Y_{\text{via-redundant}} = f_2(\text{misalignment, density, N})$$



Example 2: Optimizing Fill For Performance and Yield


Questions about dummy fill algorithm:

- Which layers?
- What pattern?
- Should you exclude sections of the design layout?

Approach


- Build vehicle to characterize performance/yield dependencies on layout choice
- Build yield models
- Optimize dummy fill for product chips

Example 2: Optimizing Fill for Yield and Performance



30 Identical circuits

- Each contains: SRAM, gate dependent and interconnect dominated logic circuits, and analog blocks
- Each variant is a DOE element exploring dummy fill, meta/poly OPC, via sizing options



Some fill patterns have positive impact on yield and performance for some design blocks

Concluding Remarks

- Increasing design and process complexity becoming critical factor leading to yield loss
- Systematic yield loss component is significant, growing, and recoverable
- Fundamental new approach, focused on integration between design, process and manufacturing, is required to recover yield loss