Statistical Static Performance Analysis of Asynchronous Circuits Considering Process Variation

Mohsen Raji,  Behnam Ghvavami,  Hossein Pedram
Amirkabir Univerity of technology


Asynchronous logic is a hot topic due to its interesting features of power saving, low noise and robustness to parameters variations. Beside of the benefits of asynchronous design technique, the lack of automatic design and analysis tools made it hard to apply them in the new designs. Timing analysis is a necessary step in automatic design process and optimization of asynchronous circuits. On the other hand, increasing variation of process parameters of integrated circuits and more sensitivity of today’s designs has increased the necessity of statistical approach to timing analysis of asynchronous circuits. So it seems to be necessary to introduce a method to the performance analysis of asynchronous circuits considering the variation in process parameters. In this paper, we present a novel method to analyze the performance of template-based asynchronous circuits statistically. Asynchronous circuit has been modeled using Variant-Timed Petri-Net. Based on this model, the probability density function of the delay of global critical cycle is calculated. We also present a simulation tool of Variant-Timed Petri-Net and the results of the experiments are compared with Mont Carlo simulation-based results.