A 90 nm Low-Power Successive Approximation Register For A/D Conversions

Mohamed Shaker and Magdy Bayoumi
University of Louisiana at Lafayette


A novel low-power successive approximation register is proposed. The new register is based on gating the clock when there is no data switching activity. It operates with fewer transistors and no redundant transitions which makes it suitable for low power applications. The proposed register consisting of 14 bits has been designed up to the layout level with 1V power supply in 90nm CMOS technology and has been simulated using SPECTRE. Simulation results have shown that the proposed register saves up to 75% of power consumption and 18% of transistor count.