Runtime 3-D Stacked Cache Management for Chip-Multiprocessors

Jongpil Jung1,  Kyungsu Kang2,  Giovanni De Micheli2,  Chong-Min Kyung1


These-dimensional (3-D) memory stacking is one of the most promising solutions to memory bandwidth problems in chip multiprocessors. In this work, we propose an efficient runtime 3-D cache management technique which takes advantage of the lower latencies through vertical interconnect as well as the runtime memory demand of applications which varies dynamically with time. Experimental results show that the proposed method offers performance improvement by up to 26.7% and on average 13.1% compared with the private cache organization.