

TABLE OF CONTENTS

Welcome Message	1
Best Papers.....	2
Fellow Award	3
Organizing Committee.....	4
Technical Committees	5-8
General Information/Maps.....	9-11
Program-at-a-Glance.....	12

Monday, March 3

Tutorials Summary	13-15
-------------------------	-------

Tuesday, March 4

Plenary Session 1P	16-17
Session 1A.....	18
Session 1B	19
Session 1C.....	20
Luncheon, Awards.....	20
Session 2A.....	21
Session 2B	22
Session 2C	23
Session 3A.....	23-24
Session 3B	24-25
Session 3C.....	25-26
Poster Papers	26-27

Wednesday, March 5

Plenary Session 2P	28-31
Session 4A.....	32
Session 4B	33
Session 4C	33-34
Session 5A.....	34-35
Session 5B	35-36
Session 5C.....	36-37
Session 6A.....	37
Session 6B	38
Session 6C.....	39

CALL FOR PAPERS

ISQED China 2014
16th International Symposium & Exhibits on
QUALITY ELECTRONIC DESIGN

Oct. 27-29 2014. Hangzhou, China



Paper Submission Deadline: April 25 2014
Acceptance Notifications: July 1, 2014
Final Camera-Ready paper: Aug. 1, 2014

A pioneer and leading interdisciplinary electronic design and semiconductor conference, ISQED accepts and promotes papers in following areas:

- ❖ *Sensors Technology, Design and Applications, MEMS/NEMS*
- ❖ *Mobile Internet and Internet of Things: Technology, Design and Applications*
- ❖ *Antennas Technology, Design and Applications, Wireless Power Transfer*
- ❖ *System-level Design, Methodologies & Tools*
- ❖ *FPGA Architecture, Design, and CAD*
- ❖ *Design of Embedded Systems*
- ❖ *Advanced 3D ICs & 3D Packaging, and Co-Design*
- ❖ *Robust & Power-conscious Circuits & Systems*
- ❖ *Emerging/Innovative Device Technologies and Design Issues*
- ❖ *Design of Reliable Circuits and Systems*
- ❖ *IP Design, quality, interoperability and reuse*
- ❖ *Design Verification and Design for Testability*
- ❖ *Physical Design, Methodologies & Tools*
- ❖ *EDA Methodologies, Tools, Flows*
- ❖ *Design for Manufacturability/Yield & Quality*
- ❖ *Effects of Technology on IC Design, Performance, Reliability, and Yield*

Papers from past ISQED events have been published in ISQED proceedings and IEEE Xplore.

For more information please visit:

www.ISQED.org/China

WELCOME TO ISQED 2014

On behalf of the ISQED 2014 conference and technical committees, we are pleased to welcome you to the 15th International Symposium on Quality Electronic Design, ISQED 2014. This conference is the premier multidisciplinary design and design automation conference, aimed at bridging the gap between and integration of, electronic design tools and processes, integrated circuit technologies, processes, and manufacturing, to achieve design quality.

ISQED continues to provide and foster a unique opportunity to participants to interact and engage themselves in cutting edge tutorials, presentations, and panel and plenary sessions. We are happy to report a number of initiatives this year. The conference is organized around the theme 'Security in a Connected World.' We have invited several distinguished keynote speakers from both industry and academia to discuss breakthroughs and future trends in a new era of computing, hardware-software co-design, Internet-of-Things, and Cloud-delivered services with a focus on security related topics.

ISQED tutorials provide a holistic approach, from devices to circuits to systems, while covering in-depth studies and state-of-the-art in each of the topics impacting the quality of electronic design. The two-day technical program with three parallel sessions pack over 100 papers highlighting the latest trends in electronic circuit and system design & automation, test, verifications, and semiconductor technologies.

We are happy to report a 14% increase in the number of papers submitted this year. A new track on Smart Sensors Design Technology is formed to bring forth the technical innovations and trends in electronic design in this ever growing and ubiquitous field.

All the technical presentations, plenary sessions, tutorials and related events will take place on March 3-5 at the Santa Clara Convention Center in Santa Clara, CA. Please refer to the conference booklet and/or ISQED website for program details.

We would like to thank the ISQED 2014 corporate sponsors: IBM, Synopsys, Innovotek, and Silicon Valley Polytechnic Institute for their valuable support of this conference. Welcome to another stellar year of ISQED! It couldn't have happened without your support and participation.

Syed M. Alam
TPC Chair

Mark M. Budnik
General Chair

Peter J. Wright
TPC Co-Chair

Arijit Raychowdhury
Tutorial Chair

Rajiv Joshi
Plenary Chair

Paul Wesling
Publication Chair

Ali A. Iranmanesh
Founder & President

2B.6

Runtime 3-D Stacked Cache Data Management for Energy Minimization of 3-D Chip-Multiprocessors

Seunghan Lee¹, Kyungsu Kang², Jongpil Jung¹, Chong-Min Kyung¹

¹Korea Advanced Institute of Science and Technology, Korea,

²LSI Lab, EPFL, Lausanne, Switzerland

2C.1

Statistical Methodology for Modeling Non-IID Memory Fails Events

Sabine Francis¹, Rouwaida Kanj¹, Rajiv Joshi²,

Ayman Kayssi¹, Ali Chehab¹

¹American University of Beirut, Beirut, Lebanon,

²IBM, Yorktown Heights, New York, USA

* Authors of best papers are honored during the luncheon on Tuesday March 4

ISQED 2014 FELLOW AWARD



Mark Budnik

Brandt Professor of Engineering and Department Chair
Valparaiso University

Citation:

Utmost Dedication to ISQED and Technical Excellence

Mark Budnik received his BS in electrical engineering from the University of Illinois and his MS and PhD in electrical engineering from Purdue University where he was the ECE Outstanding Graduate Student. He worked in the semiconductor industry for almost fifteen years before returning to academia. He is the Paul and Cleo Brandt Professor of Engineering and the Electrical and Computer Engineering Department Chair at Valparaiso University, Valparaiso, Indiana. He is the author of more than 60 book chapters and papers and has received four best paper/presentation awards. He is a senior member of the IEEE.

ISQED 2014 Organizing Committee

General Chair
Mark M. Budnik
Valparaiso University

Plenary Chair
Rajiv Joshi
IBM

Publication Chair
Paul Wesling
IEEE

Canada Chair
Siddharth J. Garg
University of Waterloo

Japan Chair
Masahiro Fujita
University of Tokyo

Brazil & South America Chair
Fabiano Passuelo Hessel
Pontificia Universidade Catolica do
Rio Grande do Sul, Brazil

TPC Chair
Syed M. Alam
Everspin Technologies

Plenary Co-Chair
Pallab Chatterjee
Silicon Map

Publicity Chair
Miroslav Velez
Aries Design Automation

Europe Vice Chair
George P. Alexiou
University of Patras and
RA-CTI, Patras, Greece

Taiwan Chair
Mely Chen Chi
Chung Yuan Christian
University

South-East Asia Chair
Tan Beng Teong
SHRDC

TPC Co-Chair
Peter J. Wright
Synopsys

Tutorials Chair
Arijit Raychowdhury
Georgia Institute of Technology

Special Publications Chair
Daniela De Venuto
Polytechnic of Bari, Italy

Europe Chair
Daniela De Venuto
Polytechnic of Bari, Italy

Taiwan Vice Chair
Jane Wang
Cadence Design

Middle East Chair
Eesa Al Bastaki
DSO

TECHNICAL PROGRAM COMMITTEES

Syed M. Alam- Everspin Technologies (Chair)

Peter J. Wright- Synopsys (Co-Chair)

Smart Sensors Design and Technology (SSDT)

Daniela De Venuto, Politecnico di Bari, Italy and INFN Bari, Italy (Chair)

Jay Esfandyari, STMicroelectronics (Co-Chair)

Committee Members:

Richard Crisp - Technology Consultant

Danilo Demarchi - Politecnico di Torino

Vittorio Ferrari - University of Brescia - Dept. Information Engineering (DII)

Gözen Köklü - Ecole Polytechnique Fédérale de Lausanne

Chi-Un Lei - University of Hong Kong

Michel Maharbiz - University of California at Berkeley

Phil Mather - Maxim Integrated

Libor Rufer - University of Grenoble / TIMA Laboratory

Thilo Sauter - Danube University Krems

System-level Design and Methodologies (SDM)

Rajesh Berigei, Texas Instruments (Chair)

Hai Li, University of Pittsburgh (Co-Chair)

Committee Members:

Praveen Bhojwani - Oracle

Ik Joon Chang - Kyunghee University

Abhijit Chatterjee

Eui-Young Chung - Yonsei University

Rosilde Corvino - Eindhoven University of Technology

Abhijit Davare - Intel

Fabiano Hessel - PUCRS

Houman Homayoun - George Mason University

Shiyuan Hu - Michigan Tech University

Ajay Joshi - Boston University

Hwisung Jung - Broadcom

Srinivas Katkooori - University of South Florida

Hana Kubatova - Department of Digital Design, Faculty of Information Technology, Czech Technical University in Prague

Seung-Eun Lee - Seoul National University of Science and Technology

Duo Liu - Chongqing University

Mohammad Mansour - American University of Beirut

Jose Matos - University of Porto, Portugal

Tinoosh Mohsenin - University of Maryland Baltimore County

Siddhartha Mukhopadhyay

Antonio Nunez - IUMA/University of Las Palmas GC

Sudeep Pasricha - Colorado State University

Qinru Qiu - Syracuse University

Santhosh Rethinagiri - BSC-Microsoft Research Center

Shanq-Jang Ruan - National Taiwan University of Science and Technology

Tuna Tarim - Texas Instruments, Inc.

Lei Wang - University of Connecticut

Yu Wang - Tsinghua University

Bin Wu - Qualcomm Inc.

TECHNICAL PROGRAM COMMITTEES

(continued)

Package and Three-Dimensional Integration (PTDI)

Farhang Yazdani, BroadPak (Chair)

Srinivas Bodapati, Intel (Co-Chair)

Committee Members:

Rozalia Beica - Yole Developpement

Nauman Khan - Intel Corporation

Eren Kursun - IEEE

Hsien-Hsin S. Lee - Georgia Tech / TSMC

Manuel Luschas - Broadcom

TM Mak - Global Foundries

John Park - Mentor Graphics

Valeriy Sukharev - Mentor Graphics

Hirokazu Yonezawa - Panasonic Corporation

Payman Zarkesh-Ha - University of New Mexico

EDA, IP Cores; Interop, Security, and Reuse (EDA)

Anand Iyer, Advanced Micro Devices (Chair)

James Lei, OmniVision Technologies (Co-Chair)

Committee Members:

Murat Becer - Gear DS

Swarup Bhunia - Case Western Reserve University

Deming Chen - University of Illinois, Urbana-Champaign

Mely Chen Chi - Chung Yuan Christian University

Abishai Daniel - Intel Corporation

Zhuo Feng - Michigan Technological University

Maziar Goudarzi - Sharif University of Technology

Hui Li - Intel

Bao Liu - University of Texas at San Antonio

Seetharam Narasimhan - Intel Corp

Sanghamitra Roy - Utah State University

Shireesh Verma - Conexant Systems

Per Viklund - Mentor Graphics Corp.

Jane Wang - Cadence

Hua Xiang - IBM

Guo Yu - Oracle Corporation

Design for Manufacturability/Yield & Quality (DFQ)

Brian Cline, ARM (Chair)

Srini Krishnamoorthy, Advanced Micro Devices (Co-Chair)

Committee Members:

Pavan Bashaboina - Globalfoundries US Inc., Santa Clara, USA

Rajan Beera - Pall Corporation

Kevin Brelsford - Synopsys

Dhruva Ghai - Oriental University, Indore, India

Vivek Joshi - GLOBALFOUNDRIES, Santa Clara

Jimson Mathew - University of Bristol

Hidetoshi Matsuoka - Fujitsu Laboratories Ltd

Saraju Mohanty - University of North Texas

Fedor Pikus - Mentor Graphics

Mustafa Berke Yelten - Intel Corporation

Vladimir Zolotov - IBM

TECHNICAL PROGRAM COMMITTEES

(continued)

Emerging Process & Device Technologies (EDT)

Paul Tong, Pericom Semiconductor (Chair)

Bao Liu, University of Texas at San Antonio (Co-Chair)

Committee Members:

Shih-Hung Chen - imec

Wen-Yi Chen - Qualcomm

Yiran Chen - University of Pittsburgh

Qiang Cui - TriQuint Semiconductor

Pascale Francis - Texas Instruments

Swaroop Ghosh - University of South Florida

Pankaj Kalra - SanDisk

Yiming Li - National Chiao Tung University

Hamid Mahmoodi - San Francisco State University

Azad Naeemi - Georgia Tech

Guofu Niu - Auburn University

Rasit O. Topaloglu - IBM

Xiaodong (Eric) Yang - GlobalFoundries

Cindy-Yang Yi - University of Missouri – Kansas City

Physical Design, Methodologies & Tools (PDM)

Vamsi Srikantam, Veloce Technologies (Chair)

Martin Wong, University of Illinois (Co-Chair)

Committee Members:

Amir Ajami - Synopsys, Inc.

Yici Cai - Tsinghua University

Kamesh Gadepally - Texas Instruments

Shih-Hsu Huang - Chung Yuan Christian University

Makoto Ikeda - University of Tokyo

Yong-Bin Kim - Northeastern University

Yu-Min Lee - National Chiao Tung University

Rajeev Murgai - Synopsys India

Andre Reis - UFRGS

Renato Ribas - UFRGS

Takashi Sato - Kyoto University

Jia Wang - Illinois Institute of Technology

Steve Yang - Huada Emphyrean Software Co. Lt.d

Mark Young - Texas Instruments

Min Zhao - Oracle Corporation

TECHNICAL PROGRAM COMMITTEES

(continued)

Design Verification and Design for Test (DVFT)

Srivatsa Vasudevan, Synopsys inc (Chair)

Sreejit Chakravarty, LSI Corporation (Co-Chair)

Committee Members:

George Alexiou - Univ. of Patras, Dept. of Computer Eng & Informatics
Senthil Arasu - Broadcom Corporation
Ateet Bhalla - Oriental Institute of Science & Technology, Bhopal, India.
Alberto Bosio - LIRMM - UM2
Serge Demidenko - Massey University
Narendra Devta Prasanna - LSI Corporation
Mohana Asha Latha Dubasi - North Dakota State University
Abhilash Goyal - Oracle
Michael Hsiao - Virginia Tech
Nikos Konofaos - Aristotle University of Thessaloniki
Yan Luo - Oracle Inc., Santa Clara, CA
Suriya Natarajan - Intel Corporation
Kiran Puttaswamy - Samsung Austin R and D Center
Ganesh Subramaniam - Intel Corporation
Spyros Tragoudas - Southern Illinois University Carbondale
Miroslav Velev - Aries Design Automation
Arnaud Virazel - LIRMM - University of Montpellier 2
Charles H.-P. Wen - National Chiao Tung University

Integrated Circuit Design (ICD)

Saibal Mukhopadhyay, Georgia Institute of Technology (Chair)

Rouwaida Kanj, American University of Beirut (Co-Chair)

Committee Members:

Ali Afzali-Kusha - University of Tehran
Charles Augustine - Circuit Research Lab, Intel Corporation
Karan Bhatia - Texas Instruments, Inc.
Wayne Burleson - AMD and UMass, Amherst
Paulo Butzen - FURG - Federal University of Rio Grande
Benton Calhoun - University of Virginia
Subho Chatterjee - Intel Custom Foundry
Minki Cho - Intel Corporation
Animesh Datta - Qualcomm Inc
Mike DiRenzo - Texas Instruments
Rajesh Garg - Intel Corporation
Siddharth Garg - University of Waterloo
Ranjit Gharpurey - University of Texas at Austin
Amlan Ghosh - Advanced Micro Devices
Stephen Heinrich-Barna - Texas Instruments, Inc
Volkan Kursun - Hong Kong University of Science and Technology
Aswin Mehta - Texas Instruments
Riaz Naseer - Intel Corporation
Sang Phill Park - Intel Corporation
Arijit Raychowdhury - Georgia Institute of Technology
Visvesh Sath - University of Washington, Seattle
Weiping Shi - Texas A&M University
Jawar Singh - Indian Institute of Information Technology
Jay Sivagnaname - Freescale Semiconductor
Jeremy Tolbert - Samsung Austin R and D Center
Mahalingam Venkataraman - Cadence Design Systems
Hai Wang - University of Electronic Science and Technology of China
Haibo Wang - Southern Illinois University
Cheng Zhuo - Intel

GENERAL INFORMATION

ISQED 2014 GENERAL INFORMATION

March 3-5, 2014
Santa Clara Convention Center
5001 Great America Pkwy, Santa Clara, CA 95054

TUTORIALS

Monday Tutorials

Monday, March 3, 9:30am-6:00pm
Great America Meeting Room 3

Chair & Moderator:

Arijit Raychowdhury - Georgia Institute of Technology

Past, Present and Future of High Performance Logic Transistors

Prof. Suman Datta, Pennsylvania State University
.....

Integrated Techniques for Variation-Tolerant, Energy-Efficient Circuits

Dr. Carlos Tokunaga, Intel Corporation
.....

New Rules: Managing Processor Physics to Sustain Performance Scaling

Prof. Sudhakar Yalamanchili, Georgia Tech
.....

Very Large Scale Analog (VLSA): Synthesizing Cell-Based ADPLLs with Digital CAD Tools

Prof. David D. Wentzloff, University of Michigan
.....

CMOS Biosensors for Molecular Diagnostics and Cellular Monitoring

Prof Hua Wang, Georgia Institute of Technology

Emerging Materials for Energy Efficient Devices

Prof. Sayeef Salahuddin, University of California at
Berkeley

KEYNOTE SPEECHES

Plenary Session 1P

Tuesday, March 4, 8:45am - 10:00am
Great America Ballroom

A New Era of Computing: Are You “Ready Now” To Build A Smarter and Secured Enterprise?

Jacqueline Woods

Global Vice President of Growth Solutions, STG
IBM

.....

Foundation for Trustworthy Platforms

Sridhar Iyengar

Director of Security and Privacy Research
Intel

ISQED LUNCHEON

Tuesday, March 4, 12:00pm-1:30pm
Great America Ballroom

ISQED AWARDS CEREMONY

Tuesday, March 4, 12:30pm-1:00pm
Great America Ballroom

ISQED Best Paper Awards

Recipients of the ISQED 2014 Best Paper Award will be recognized during the ISQED luncheon on Tuesday. List of best papers is shown in Page 2 of this document.

ISQED EXHIBITS

Tuesday, March 4, 3:00pm-7:00pm
Foyer Outside of Meeting Rooms 1, 2 and 3

GENERAL INFORMATION

KEYNOTE SPEECHES

Plenary Session 2P

Wednesday, March 5, 8:15am - 10:00am
Great America Ballroom

Cloud-Delivered Security for the Mobile Enterprise

Amit Sinha

EVP Engineering and Operations, Chief Technology Officer
Zscaler

.....

Carbon Nanotube Computer: Transforming Scientific Discoveries into Working Systems

Subhasish Mitra

Professor and Director of the Robust Systems Group
Stanford University

.....

Can You Trust the Internet of Things? A Look at Security of All Things Connected

Stacy Cannady

Technical Marketing - Trustworthy Computing TRIAD
(Threat Response, Intelligence, and Development) for
Cisco and a member of the Trusted Computing Group

TECHNICAL SESSIONS

There are a total of 18 technical sessions held on Tuesday and Wednesday. Technical sessions are held in the format of 3 parallel tracks in **Great America Meeting Rooms 1, 2 and 3**.

Poster Papers & Mixer

Poster display will take place on Tuesday afternoon 5:30pm-7:00pm in the Atrium area outside of **Great America Meeting Rooms 1, 2 and 3**. Authors will be available to discuss their works and to answer questions. Refreshments will be served.

ON-SITE REGISTRATION

Tentative time schedule of on-site registration is as follows:

Monday, March 3	7:30am-4:00pm
Tuesday, March 4	8:00am-5:00pm
Wednesday, March 5	8:00am-1:00pm

Registration desk location will be in the area beside Great America meeting rooms 1,2, and 3.

Co-located Events



4th Interdisciplinary Engineering Design & Education Conference

March 3

Great America Meeting Room 2
www.IEDEC.org




Sensors - Technology, Design, and Application Conference

March 6

Great America Meeting Room 2 and 3
www.SensorsCon.org

FLOOR PLAN



PROGRAM AT A GLANCE

ISQED 2014 PROGRAM AT A GLANCE					
DATE	TIME	TUTORIALS			
MONDAY 3/3/2014	9:30AM-6:00PM	BEST DESIGN PRACTICES FOR MODERN INTEGRATED CIRCUITS GREAT AMERICA MEETING ROOM 3			
TUESDAY 3/4/2014	8:45AM-10:00AM	PLENARY SESSION 1P (GREAT AMERICA BALLROOM) KEYNOTE SPEECHES BY: JACQUELINE WOODS - IBM , SRIDHAR IYENGAR -INTEL			
	10:00AM-10:20AM	MORNING BREAK			
	10:20AM-12:00PM	<table border="1"> <tr> <td>SESSION 1A MEMORY CIRCUIT AND SYSTEM GREAT AMERICA MEETING ROOM 1</td> <td>SESSION 1B ADVANCED TECHNIQUES FOR SYSTEM- LEVEL ANALYSIS GREAT AMERICA MEETING ROOM 2</td> <td>SESSION 1C NETWORK ON A CHIP AND MULTI- CORE SYSTEMS GREAT AMERICA MEETING ROOM 3</td> </tr> </table>	SESSION 1A MEMORY CIRCUIT AND SYSTEM GREAT AMERICA MEETING ROOM 1	SESSION 1B ADVANCED TECHNIQUES FOR SYSTEM- LEVEL ANALYSIS GREAT AMERICA MEETING ROOM 2	SESSION 1C NETWORK ON A CHIP AND MULTI- CORE SYSTEMS GREAT AMERICA MEETING ROOM 3
	SESSION 1A MEMORY CIRCUIT AND SYSTEM GREAT AMERICA MEETING ROOM 1	SESSION 1B ADVANCED TECHNIQUES FOR SYSTEM- LEVEL ANALYSIS GREAT AMERICA MEETING ROOM 2	SESSION 1C NETWORK ON A CHIP AND MULTI- CORE SYSTEMS GREAT AMERICA MEETING ROOM 3		
	12:00PM-12:45PM	ISQED LUNCHEON BEST PAPER AWARDS , COMMITTEE RECOGNITION AWARDS (GREAT AMERICA BALLROOM)			
	1:30PM-3:30PM	<table border="1"> <tr> <td>SESSION 2A VALIDATION AND SOC VERIFICATION GREAT AMERICA MEETING ROOM 1</td> <td>SESSION 2B PACKAGE AND 3-D INTEGRATION GREAT AMERICA MEETING ROOM 2</td> <td>SESSION 2C MANUFACTURING AND MODELING ISSUES IN NANOSCALE CMOS GREAT AMERICA MEETING ROOM 3</td> </tr> </table>	SESSION 2A VALIDATION AND SOC VERIFICATION GREAT AMERICA MEETING ROOM 1	SESSION 2B PACKAGE AND 3-D INTEGRATION GREAT AMERICA MEETING ROOM 2	SESSION 2C MANUFACTURING AND MODELING ISSUES IN NANOSCALE CMOS GREAT AMERICA MEETING ROOM 3
	SESSION 2A VALIDATION AND SOC VERIFICATION GREAT AMERICA MEETING ROOM 1	SESSION 2B PACKAGE AND 3-D INTEGRATION GREAT AMERICA MEETING ROOM 2	SESSION 2C MANUFACTURING AND MODELING ISSUES IN NANOSCALE CMOS GREAT AMERICA MEETING ROOM 3		
	3:30PM-3:50PM	AFTERNOON BREAK			
3:50PM-5:30PM	<table border="1"> <tr> <td>SESSION 3A LOW VOLTAGE AND LOW POWER DESIGN METHODOLOGIES GREAT AMERICA MEETING ROOM 1</td> <td>SESSION 3B SYSTEMS OPTIMIZATION GREAT AMERICA MEETING ROOM 2</td> <td>SESSION 3C NOVEL TECHNOLOGIES AND THEIR APPLICATIONS GREAT AMERICA MEETING ROOM 3</td> </tr> </table>	SESSION 3A LOW VOLTAGE AND LOW POWER DESIGN METHODOLOGIES GREAT AMERICA MEETING ROOM 1	SESSION 3B SYSTEMS OPTIMIZATION GREAT AMERICA MEETING ROOM 2	SESSION 3C NOVEL TECHNOLOGIES AND THEIR APPLICATIONS GREAT AMERICA MEETING ROOM 3	
SESSION 3A LOW VOLTAGE AND LOW POWER DESIGN METHODOLOGIES GREAT AMERICA MEETING ROOM 1	SESSION 3B SYSTEMS OPTIMIZATION GREAT AMERICA MEETING ROOM 2	SESSION 3C NOVEL TECHNOLOGIES AND THEIR APPLICATIONS GREAT AMERICA MEETING ROOM 3			
5:30PM-7:00PM	POSTER PAPERS & MIXER HALLWAY OUTSIDE GREAT AMERICA MEETINGS ROOMS				
WEDNESDAY 3/5/2014	8:15AM-10:00AM	PLENARY SESSION 2P (GREAT AMERICA BALLROOM) KEYNOTE SPEECHES BY: AMIT SINHA - ZSCALER, SUBHASHIS MITRA - STANFORD UNIVERSITY, STACY CANNADY - TCG			
	10:00AM-10:20AM	MORNING BREAK			
	10:20AM-12:00PM	<table border="1"> <tr> <td>SESSION 4A RELIABILITY AND AGING GREAT AMERICA MEETING ROOM 1</td> <td>SESSION 4B ADVANCES IN TIMING CLOSURE AND YIELD/RELIABILITY IMPROVEMENT GREAT AMERICA MEETING ROOM 2</td> <td>SESSION 4C NEW IDEAS IN CIRCUIT DESIGN GREAT AMERICA MEETING ROOM 3</td> </tr> </table>	SESSION 4A RELIABILITY AND AGING GREAT AMERICA MEETING ROOM 1	SESSION 4B ADVANCES IN TIMING CLOSURE AND YIELD/RELIABILITY IMPROVEMENT GREAT AMERICA MEETING ROOM 2	SESSION 4C NEW IDEAS IN CIRCUIT DESIGN GREAT AMERICA MEETING ROOM 3
	SESSION 4A RELIABILITY AND AGING GREAT AMERICA MEETING ROOM 1	SESSION 4B ADVANCES IN TIMING CLOSURE AND YIELD/RELIABILITY IMPROVEMENT GREAT AMERICA MEETING ROOM 2	SESSION 4C NEW IDEAS IN CIRCUIT DESIGN GREAT AMERICA MEETING ROOM 3		
	12:00PM-1:30PM	LUNCH BREAK			
	1:30PM-3:30PM	<table border="1"> <tr> <td>SESSION 5A NOVEL TECHNOLOGIES, DESIGN & MODELING GREAT AMERICA MEETING ROOM 1</td> <td>SESSION 5B ASSERTION AND FORMAL VERIFICATION TECHNOLOGIES GREAT AMERICA MEETING ROOM 2</td> <td>SESSION 5C THERMAL AND ENERGY CONSIDERATIONS IN SYSTEMS GREAT AMERICA MEETING ROOM 3</td> </tr> </table>	SESSION 5A NOVEL TECHNOLOGIES, DESIGN & MODELING GREAT AMERICA MEETING ROOM 1	SESSION 5B ASSERTION AND FORMAL VERIFICATION TECHNOLOGIES GREAT AMERICA MEETING ROOM 2	SESSION 5C THERMAL AND ENERGY CONSIDERATIONS IN SYSTEMS GREAT AMERICA MEETING ROOM 3
SESSION 5A NOVEL TECHNOLOGIES, DESIGN & MODELING GREAT AMERICA MEETING ROOM 1	SESSION 5B ASSERTION AND FORMAL VERIFICATION TECHNOLOGIES GREAT AMERICA MEETING ROOM 2	SESSION 5C THERMAL AND ENERGY CONSIDERATIONS IN SYSTEMS GREAT AMERICA MEETING ROOM 3			
3:30PM-3:50PM	AFTERNOON BREAK				
3:50PM-5:30PM	<table border="1"> <tr> <td>SESSION 6A ADVANCED CIRCUIT AND SYSTEM METHODOLOGIES GREAT AMERICA MEETING ROOM 1</td> <td>SESSION 6B POWER GRID ANALYSIS AND ISSUES GREAT AMERICA MEETING ROOM 2</td> <td>SESSION 6C SMART SENSORS DESIGN TECHNOLOGY GREAT AMERICA MEETING ROOM 3</td> </tr> </table>	SESSION 6A ADVANCED CIRCUIT AND SYSTEM METHODOLOGIES GREAT AMERICA MEETING ROOM 1	SESSION 6B POWER GRID ANALYSIS AND ISSUES GREAT AMERICA MEETING ROOM 2	SESSION 6C SMART SENSORS DESIGN TECHNOLOGY GREAT AMERICA MEETING ROOM 3	
SESSION 6A ADVANCED CIRCUIT AND SYSTEM METHODOLOGIES GREAT AMERICA MEETING ROOM 1	SESSION 6B POWER GRID ANALYSIS AND ISSUES GREAT AMERICA MEETING ROOM 2	SESSION 6C SMART SENSORS DESIGN TECHNOLOGY GREAT AMERICA MEETING ROOM 3			

VENDOR EXHIBITS - 3:00PM-7:00PM

MONDAY TUTORIALS

Monday, March 3, 2014
9:30AM-6:00PM
Great America Meeting Room 3

Best Design Practices for Modern Integrated Circuits

Chair & Moderator

Prof. Arijit Raychowdhury - Georgia Institute of Technology

Presenters

Prof. Suman Datta - Pennsylvania State University

Dr. Carlos Tokunaga - Intel Corporation

Prof. Sudhakar Yalamanchili - Georgia Institute of Technology

Prof. David D. Wentzloff, University of Michigan

Prof. Hua Wang - Georgia Institute of Technology

Prof. Sayeef Salahuddin - University of California at Berkeley

Tutorial 1

9:30AM-10:40AM

Past, Present and Future of High Performance Logic Transistors

Presenter

Prof. Suman Datta, Pennsylvania State University

Energy efficient CMOS technology scaling per Moore's law demands a) continued electrostatic improvement; b) channel transport enhancement and, likely, c) new switching mechanism. Strained silicon channel and high-k/metal gate stacks have enabled CMOS technology scaling for the past decade. With no room left for further scaling of the gate oxide thickness or junction engineering, the device community is left only with scaling of body thicknesses of field effect transistors to improve electrostatics. We will present state of the art and future FinFET technologies where silicon fins are likely to be replaced with Germanium, compound semiconductor (III-V) materials and their heterostructures. The impact of fin thickness scaling and quantum mechanical confinement on the electrostatics, performance and variation in such devices will be presented and its implication for super threshold and near threshold computing. Further scaling of supply voltage requires new switching mechanism like band to band tunneling for high ON current and sub-thermal switching slope devices. We will discuss recent progress on compound semiconductor based Tunnel FETs (TFETs) and their impact on energy-delay performance of logic and memory circuits. We will present a holistic device-circuit-system design strategy to take advantage of TFET device technology. Very recently, two-dimensional (2D) layered transition metal dichalcogenide materials (MX₂) (M = Mo, W; X = S, Se, Te) have recently emerged as alternatives to III-Vs as channel materials for CMOS devices. Due to the very low value of the characteristic screening length (λ), these MX₂ may give advantages over traditional 3D semiconductors for future tunnel field effect transistor applications.

Tutorial 2
10:50AM-12:00PM

Integrated Techniques for Variation-Tolerant, Energy-Efficient Circuits

Presenter
Dr. Carlos Tokunaga, Intel Corporation

The demand for high-performance operation in extremely power-constrained platforms such as smart phones and tablets requires architecture and circuit techniques that scale from efficient operation at low voltage to high performance when needed. It is well-known that energy efficiency improves as supply voltage is scaled down. Achieving this voltage reduction requires techniques that address intrinsic VMIN limitations in arrays (SRAM, register file arrays, ROMs), voltage, temperature and reliability guard band reduction, as well as techniques for reducing leakage energy. It is important that these techniques, while providing energy-efficient operation at low voltage, do not impact high performance mode which can be critical for many compute-intensive workloads. This tutorial will explore design techniques used to achieve energy-efficiency and resiliency to variations and discuss the challenges of integrating these techniques in an SoC. Recent results will be presented from several general-purpose processor and graphics test chips.

Tutorial 3
1:00PM-2:10PM

New Rules: Managing Processor Physics to Sustain Performance Scaling

Presenter
Prof. Sudhakar Yalamanchili, Georgia Tech

As industry moves to increasingly small feature sizes, performance scaling will become increasingly dominated by the physics of the computing environment. There are fundamental trade-offs to be made at the micro architectural level between performance, energy/power, and reliability. We refer to the body of knowledge addressing the impact of physics on such system level metrics as the processor physics. New efforts are emerging that are targeting understanding, characterizing, and collaboratively managing the multi-physics and multi-scale (nanoseconds to milliseconds) transient interactions between the delivery, dissipation, and removal (cooling) of energy and their impact on system level performance. In particular, these tradeoffs must be driven by application workloads. This talk will describe how interacting physical phenomena can affect application driven micro architecture-level tradeoffs and lead to operational principles for energy-efficient multicore architectures. In particular, the talk will cover recent work on improved dynamic power management in a commodity heterogeneous processor.

Tutorial 4
2:10PM-3:20PM

Very Large Scale Analog (VLSA): Synthesizing Cell-Based ADPLLs with Digital CAD Tools

Presenter
Prof. David D. Wentzloff, University of Michigan

As CMOS processes scale and digital gates become faster, it is practical to implement precisely-timed digital circuits switching in the GHz range that are synthesized using standard cell libraries and digital IC design flows. In parallel, the number of design for manufacturability checks has grown at an exponential rate in recent scaled CMOS processes, making full-custom analog design of CMOS ICs more challenging and time-consuming. As a result, traditionally analog circuits, such as those for clock generation and analog/digital conversion, have moved towards mostly-digital designs, significantly leveraging accurate time control and digital signal processing. This tutorial will focus on design techniques for implementing cell-based, all-digital PLLs that are synthesized using digital CAD flows. Recent results will be presented from a 400MHz ADPLL designed for the WBAN standard, and a 150-500 kHz programmable clock generator for ultra-low power processors.

Tutorial 5

3:40PM-4:50PM

CMOS Biosensors for Molecular Diagnostics and Cellular Monitoring

Presenter

***Prof Hua Wang**, Georgia Institute of Technology*

Complementary Metal–Oxide–Semiconductor (CMOS), as one of the most matured integrated circuit (IC) processes, has gained increasing attention among the biosensors and bioelectronics community. Advanced CMOS process provides high-performance signal receiving and generation, unparalleled on-chip computation, and low cost at a mass-production level. As a result, CMOS ICs naturally offer a powerful, versatile, and cost-competitive platform for implementing integrated biosensors. In this talk, we will review several common sensor modalities which have been successfully implemented in CMOS process to address low-cost high-throughput molecular diagnostics and cellular monitoring applications. In particular, CMOS-based magnetic biosensors, as an emerging sensing modality, will be discussed. Several different CMOS-based magnetic sensing schemes will be covered, and their trade-offs among various sensor performance metrics will be compared.

Tutorial 6

4:50PM-6:00PM

Emerging Materials for Energy Efficient Devices

Presenter

***Prof. Sayeef Salahuddin**, University of California at Berkeley*

Driven by the need of energy efficiency and scaling, research in electronic devices in the recent years has focused heavily on new materials and new phenomena, in part to go beyond the capabilities enabled by traditional Si CMOS technology. In this talk, I shall discuss three examples: (i) Two dimensional semiconductors, (ii) Ferroelectric materials and (ii) Magnetic materials. All these material systems are currently receiving significant effort from researchers all over the world. In each case, I shall describe our own perspectives as to their potential use for next generation electronics. I shall also discuss specific examples where these materials could lead to applications otherwise difficult to obtain by traditional means.

KEYNOTE SPEECHES

Plenary Session 1P

Great America Ball Room
8:45AM-10:00AM

Keynote Speech 1P.1

Tuesday, March 4
9:00AM-9:30AM

A New Era of Computing: Are You "Ready Now" To Build A Smarter and Secured Enterprise?



Jacqueline Woods
Global Vice President of Growth Solutions, STG
IBM

We are experiencing fundamental changes in how we interact, live, work and succeed in business. To support the new paradigm, computing must be simpler, more responsive and more adaptive, with the ability to seamlessly move from monolithic applications to dynamic services, from structured data at rest to unstructured data in motion, from supporting standard device interfaces to supporting a myriad of new and different devices every day. IBM understands this need to integrate social, mobile, cloud and big data to deliver value for your enterprise, so join this discussion, and learn how IBM helps customers leverage these technologies for superior customer value.

About Jacqueline Woods

Ms. Woods is the Global Vice President of Systems Software and Growth Solutions for the IBM Corporation. In this role, she leads the organization's marketing for Cloud, Analytics and Technical Computing. She's also drives business development for Competitive Independent Software Vendors, such as SAP and leads the Transformation account strategy for the division. In total, this represents a portfolio totaling ~ \$ 12B. In this role she creates "blueprints for growth" designed to profitably accelerate sales. By building partnerships among channels (direct, indirect, and online) and other constituents (sales, operations, etc.), she unifies teams for a singular winning purpose. Her collective experience and body of work includes consumer and enterprise organizations for the Communications Sector (Energy, Telco, Media & Entertainment), the Financial Sector (Retail Banking, Commercial and Insurance), Distribution Sector (Consumer Packaged and Retail) and the Industrial Sector (Chemical, Petroleum and Electronics). In each of her roles, she's specialized in helping C-level executives of Fortune 500 companies reach their goals through a designed approach,

which at its core is focused on understanding customer needs more effectively and driving growth based on those needs. These efforts have generated more than a billion dollar in revenue across the following sectors – Communications, Energy, Industrial, Transportation, and Financial Services. Ms. Woods was featured in Fortune Magazine's 50 Most Powerful Black Executives in America in 2003, Ebony's Top 15 Women in Business in America in 2004, and Black Enterprise's Top 50 Black Female Executives in February 2006. She's also been featured in the NY Times and Wall Street Journal. She's also presented at Harvard, the Kennedy School of Government, the Organization for Cooperative Economic Development, and various customer experience and marketing conferences. Ms. Woods is a Merit Fellow and holds an MBA from the University of Southern California, Marshall School of Business, with a concentration in marketing and venture management. She holds a BS from the University of California, Davis in Managerial Economics. She also served as member of the Dean's Council for the Kennedy School of Government, Harvard University from 2003-2009.

Keynote Speech 1P.2

Tuesday, March 4
9:30AM-10:00AM

Foundation for Trustworthy Platforms



Sridhar Iyengar

Director of Security and Privacy Research
Intel

In the last decade, malware attacks on our platforms have exploded in frequency, sophistication and virulence. Billions of smart devices connect to servers in the cloud, all transporting, processing and storing our most sensitive data. All this forms a large threat surface that is becoming increasingly hard to protect against a determined adversary. This talk will address key security research leading to silicon features on Intel platforms. These provide a strong foundation to proactively combat malware; provide the necessary acceleration for encryption and enhancements for better isolation and data protection. The talk will also address how software can and should take advantage of the hardware features to address the challenges of security in a connected world.

About Sridhar Iyengar

Sridhar has been at Intel for 30 years in various technical, research and managerial capacities, both in the labs and product groups. He is currently the Director of Security and Privacy Research, a group that is chartered to drive game-changing technologies to make "trustworthiness" a fundamental aspect of Intel platforms. He holds a Bachelor of Technology in Electrical Engineering from IIT Madras and a Masters in Computer Science from the University of Wisconsin, Madison.

SESSION 1A

Tuesday March 4, 2014

Great America Meeting Room 1

Memory Circuit and System

Chair: **Stephen Heinrich-Barna**, Texas Instruments

Co-Chair: **Saibal Mukhopadhyay**, Georgia Tech

10:20AM

1A.1

A Reverse Write Assist Circuit for SRAM Dynamic Write VMIN Tracking using Canary SRAMs

Arijit Banerjee¹, Mahmut E. Sinangil², John Poulton², C. Thomas Gray², Benton H. Calhoun¹

¹University of Virginia, ²NVIDIA

10:40AM

1A.2

Exploiting Static and Dynamic Locality of Timing Errors in Robust L1 Cache Design

Hu Chen, Sanghamitra Roy, Koushik Chakraborty

Utah State University

11:00AM

1A.3

A 40-nm Resilient Cache Memory for Dynamic Variation Tolerance with Bit-Enhancing Memory and On-Chip Diagnosis Structures Delivering x91 Failure Rate Improvement

Yohei Nakata¹, Yuta Kimi¹, Shunsuke Okumura¹, Jinwook Jung¹, Takuya Sawada¹, Taku Toshikawa¹, Makoto Nagata², Hirofumi Nakano³, Makoto Yabuuchi³, Hidehiro Fujiwara³, Koji Nii³, Hiroyuki Kawai³, Hiroshi Kawaguchi¹, Masahiko Yoshimoto²

¹Kobe University, ²Kobe University, JST CREST, ³Renesas Electronics Corporation

11:20AM

1A.4

40nm ultra-low leakage SRAM at 170 deg.C operation for embedded flash MCU

Yoshisato Yokoyama, Yuichiro Ishii, Hidemitsu Kojima, Atsushi Miyanishi, Yoshiki Tsujihashi, Shinobu Asayama, Kazutoshi Shiba, Koji Tanaka, Tatsuya Fukuda, Koji Nii, Kazumasa Yanagisawa

Renesas Electronics Corporation

11:40AM

1A.5

Impact of Proactive Reconfiguration Technique on Vmin and Lifetime of SRAM Caches

Peyman Pouyan, Esteva Amat, Enrique Barajas, Antonio Rubio

Department of Electronic Engineering UPC Barcelona Tech

SESSION 1B

Tuesday March 4, 2014

Great America Meeting Room 2

Advanced Techniques for System-level Analysis

Chair: **James Lei**, Omnivision

10:20AM

1B.1

Modeling, Design and Verification Platform using SystemC AMS

Yao Li, Ramy Iskander, Marie-Minerve Lou rat

UPMC-LIP6

10:40AM

1B.2

On Application of One-class SVM to Reverse Engineering-Based Hardware Trojan Detection

Chongxi Bao¹, Domenic Forte², Ankur Srivastava¹

¹University of Maryland, ²University of Connecticut

11:00AM

1B.3

Employing a Timed Colored Petri Net to Achieve an Accurate Model for NoC Performance Evaluation

C sar Marcon¹, Jarbas Silveira², Paulo Cortez², Giovanni Barroso³

¹PPGCC / PUCRS, ²LESC-DETI / UFC, ³UFC

11:20AM

1B.4

Integrated Particle Swarm Optimization (i-PSO): An Adaptive Design Space Exploration Framework for Power-Performance Tradeoff in Architectural Synthesis

Anirban Sengupta and Vipul Kumar Mishra

Indian Institute of Technology - IIT Indore

11:40AM

1B.5

Modeling and Analysis of System Stability in a Distributed Power Delivery Network with Embedded Digital Linear Regulators

Saad Bin Nasir, Youngtak Lee, Arijit Raychowdhury

Georgia Institute of Technology

SESSION 1C

Tuesday March 4, 2014

Great America Meeting Room 3

Network on a Chip and Multi-core Systems

Chair: **Rajesh Berigei**, Texas Instruments

Co-Chair: **Jose Matos**, University of Porto, Portugal

10:20AM

1C.1

An Application-Aware Heterogeneous Prioritization Framework for NoC-based Chip Multiprocessors

Tejasi Pimpalkhute and Sudeep Pasricha

Colorado State University

10:40AM

1C.2

Adding virtualization support in MIPS 4Kc-based MPSoCs

Alexandra Aguiar, Carlos Moratelli, Marcos Sartori, Fabiano Hessel

PUCRS

11:00AM

1C.3

HELIX: Design and Synthesis of Hybrid Nanophotonic Application-Specific Network-On-Chip Architectures

Shirish Bahirat and Sudeep Pasricha

Department of Electrical and Computer Engineering Colorado State University

11:20AM

1C.4

An Analytical Approach to System-level Variation Analysis and Optimization for Multi-core Processors

Chenyun Pan, Saibal Mukhopadhyay, Azad Naeemi

Georgia Institute of Technology

11:40AM

1C.5

Heterogeneity Exploration for Peak Temperature Reduction on Multi-Core Platforms

Tianyi Wang¹, Ming Fan¹, Gang Quan¹, Shangping Ren²

¹Florida International University, ²Illinois Institute of Technology

ISQED Luncheon

Tuesday March 4

Great America Ball Room

12:00PM-1:30PM

ISQED 2014 Award Ceremony

12:30PM-1:00PM

**Best Paper Award
Recognition Award**

SESSION 2A

Tuesday March 4, 2014

Great America Meeting Room 1

Validation and SOC Verification

Chair: **Sreejit Chakravarty**, LSI Corporation

Co-Chair: **Senthil Arasu**, Broadcom

1:30PM

2A.1

Efficient Post-Silicon Validation via Segmentation of Process Variation Envelope – Global vs Local Variations

Prasanjeet Das¹ and Sandeep Gupta²

¹Oracle America Inc., ²University of Southern California

1:50PM

2A.2

Protection of Muller-Pipelines from Transient Faults

Syed Rameez Naqvi, Jakob Lechner, Andreas Steininger

Vienna University of Technology

2:10PM

2A.3

Runtime Fault Recovery Protocol for NoC-based MPSoCs

eduardo wachter, augusto erichsen, leonardo juracy, alexandre amory, fernando moraes

PUCRS

2:30PM

2A.4

Concurrency-Oriented SoC Re-Certification by Reusing Block-Level Test Vectors

Hsuan-Ming Chou, Hong-Chang Wu, Yi-Chiao Chen, Shih-Chieh Chang

National Tsing Hua University

2:50PM

2A.5

Efficient Trace Signal Selection using Augmentation and ILP Techniques

Kamran Rahmani¹, Prabhat Mishra¹, Sandip Ray²

¹University of Florida, ²Intel Corporation

3:10PM

2A.6

Directed Test Generation for Hybrid Systems

Sudhi Proch and Prabhat Mishra

University Of Florida

SESSION 2B

Tuesday March 4, 2014

Great America Meeting Room 2

Package and 3-D Integration

Chair: **Farhang Yazdani**, Broadpak

Co-Chair: **Srinivas Bodapati**, Intel

1:30PM

2B.1

Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache

Kyungsu Kang¹, Seunghan Lee², Giovanni De Micheli³, Chong-Min Kyung²

¹Samsung, ²KAIST, ³EPFL

1:50PM

2B.2

Efficient Region-Aware P/G TSV Planning for 3D ICs

Song Yao¹, Xiaoming Chen¹, Yu Wang¹, Yuchun Ma², Yuan Xie³, Huazhong Yang¹

¹Dept. of E.E., TNLList, Tsinghua Univ., China, ²Dept. of C.S., TNLList, Tsinghua Univ., China, ³Computer Science and Engr. Dept, Pennsylvania State University, U.S.A.

2:10PM

2B.3

3D-ICs with Self-Healing Capability for Thermal Effects in RF Circuits

Abhilash Goyal¹, Madhavan Swaminathan², Abhijit Chatterjee²

¹IEEE Member Student at San Jose State, ²Professor at GaTech

2:30PM

2B.4

Comparative Analysis of Clock Distribution Networks for TSV-based 3D IC Designs

Mir mohammad Navidi and Gyung-Su Byun

West Virginia University

2:50PM

2B.5

Delay and Power Optimization with TSV-aware 3D Floorplanning

Mohammad Ahmed and Malgorzata Chrzanowska-Jeske

Portland State University

3:10PM

2B.6

Runtime 3-D Stacked Cache Data Management for Energy Minimization of 3-D Chip-Multiprocessors

Seunghan Lee¹, Kyungsu Kang², Jongpil Jung¹, Chong-Min Kyung¹

¹EE, Korea Advanced Institute of Science and Technology, Daejeon, Korea, ²LSI, EPFL, Lausanne, Switzerland

SESSION 2C

Tuesday March 4, 2014

Great America Meeting Room 3

Manufacturing and Modeling Issues in Nanoscale CMOS

Chair: **Brian Cline**, ARM

Co-Chair: **Srini Krishnamoorthy**, AMD

1:30PM

2C.1

Statistical Methodology for Modeling Non-IID Memory Fails Events

Sabine Francis¹, Rouwaida Kanj¹, Rajiv Josh², Ayman Kayssi¹, Ali Chehab¹

¹American University of Beirut, ²IBM TJ Watson Labs

1:50PM

2C.2

Automated Shmoo Data Analysis: A Machine Learning Approach

Wei Wang

Intel Corporation

2:10PM

2C.3

Double Patterning-Aware Detailed Routing with Mask Usage Balancing

Seong-I Lei¹, Chris Chu², Wai-Kei Mak¹

¹National Tsing Hua University, ²Iowa State University

2:30PM

2C.4

Design of Radiation Hardened Wide Tuning Range CMOS Oscillators

Sharayu Jagtap, Sivaramakrishna R, Shalabh Gupta

Indian Institute of Technology Bombay

2:50PM

2C.5

Computer Simulation of Radiation-Induced Clock-Perturbation in Phase-Locked Loop with Analog Behavioral Model

Tomohiro FUJITA¹, SinNyoung KIM², Hidetoshi ONODERA²

¹Ritsumeikan University, ²Kyoto University

3:10PM

2C.6

Measuring SET Pulsewidths in Logic Gates using Digital Infrastructure

Varadan Savulimedu Veeravalli, Andreas Steininger, Ulrich Schmid

Vienna University of Technology

SESSION 3A

Tuesday March 4, 2014

Great America Meeting Room 1

Low Voltage and Low Power Design Methodologies

Chair: **Visvesh Sathé**, University of Washington Seattle

Co-Chair: **Saibal Mukhopadhyay**, Georgia Tech

3:50PM

3A.1

Fast, Accurate Variation-Aware Path Timing Computation for Sub-threshold Circuits

Yanqing Zhang and Benton Calhoun

University of Virginia

4:10PM

3A.2

An Improved Logical Effort Model and Framework Applied to Optimal Sizing of Circuits Operating in Multiple Supply Voltage Regimes

Xue Lin, Yanzhi Wang, Shahin Nazarian, Massoud Pedram

University of Southern California

4:30PM

3A.3

Sub-threshold Custom Standard Cell Library Validation

Bo Liu¹, Maryam Ashouei², Tobias Gemmeke², Jose Pineda de Gyvez¹

¹Electronic Systems, Electrical Engineering, Technische Univ. Eindhoven, Eindhoven, NL, ²Holst Centre/imec-nl, Eindhoven, NL

4:50PM

3A.4

Power and Area-Efficient Approximate Wallace Tree Multiplier for Error-Resilient Systems

Kartikeya Bhardwaj¹, Pravin Mane², Joerg Henkel³

¹Electrical & Electronics Engineering, BITS Pilani-Goa Campus, Goa-403726, India, ²Electrical & Electronics Engineering, BITS Pilani – Goa Campus Goa -403726 India, ³Department of Computer Science, Karlsruhe Institute of Technology, Karlsruhe, Germany

5:10PM

3A.5

Predictive Synchronization for DVFS-Enabled Multi-Processor Systems

Mark Buckler and Wayne Burleson

UMass Amherst, AMD Research

SESSION 3B

Tuesday March 4, 2014

Great America Meeting Room 2

Systems Optimization

Chair: **Sudeep Pasricha**, Colorado State Univ

Co-Chair: **Houman Homayoun**, George Mason University

3:50PM

3B.1

Ring-based Sharing Fabric for Efficient Pipelining of Kernel-Stream on CGRA-based Multi-Core Architecture

Heesun Kim, Seungyun Sohn, Yoonjin Kim

Department of Computer Science, Sookmyung Women's University

4:10PM

3B.2

Multi-Core Partitioned Scheduling For Fixed-Priority Periodic Real-Time Tasks With Enhanced RBound

Ming Fan¹, Qiushi Han², Gang Quan¹, Shangping Ren³

¹Florida International University, ²Florida International University, ³Illinois Institute of Technology

4:30PM

3B.3

Minimizing Clock Domain Crossing in Network on Chip Interconnect

Parag Kulkarni¹, Puneet Gupta², Rudy Beraha³

¹Synopsys, ²UCLA, ³Qualcomm

4:50PM

3B.4

Optimal Reliability-Constrained Overdrive Frequency Selection In Multicore Systems

Andrew B. Kahng and Siddhartha Nath

University of California, San Diego

5:10PM

3B.5

RTL Datapath Optimization Using System-level Transformations

Samaneh Ghandali¹, Bijan Alizadeh¹, Masahiro Fujita², Zainalabedin Navabi¹

¹School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran, ²VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, Japan

SESSION 3C

Tuesday March 4, 2014

Great America Meeting Room 3

Novel Technologies and their Applications

Chair: **Paul Tong**, Pericom

Co-Chair: **Bao Liu**, University of Texas, San Antonio

3:50PM

3C.1

Dual-sided Doped Memristor and Its SPICE Modeling for Improved Electrical Properties

Anup Shrivastava¹ and Jawar Singh²

¹IITDM, Jabalpur, ²IITDM, Jabalpur

4:10PM

3C.2

Linearly Separable Pattern Classification Using Memristive Crossbar Circuits

Komal Singh, Chitrakant Sahu, Jawar Singh

Indian Institute of Information Technology Design and Manufacturing, Jabalpur, India

4:30PM

3C.3

Low-power programmable-logic array using nonvolatile complementary atom switch

Makoto Miyamura, Toshitsugu Sakamoto, Munehiro Tada, Naoki Banno, Koichi

Okamoto, Noriyuki Iguchi, Hiromitsu Hada

LEAP

4:50PM

3C.4

Volume Accumulated Double Gate Junctionless MOSFETs for Low Power Logic Technology Applications

Mukta Singh Parihar and Abhinav Kranti

Indian Institute of Technology Indore (IITI), India

5:10PM

3C.5

Stack Sizing Analysis and Optimization for FinFET Logic Cells and Circuits Operating in the Sub/Near-Threshold Regime

Xue Lin, Yanzhi Wang, Massoud Pedram

University of Southern California

Poster Session & Mixer

Tuesday March 4, 2014

5:30PM – 7:00PM

Chair: **Peter Wright**, Synopsys

Co-Chair: **Syed M Alam**, Everspin Technologies

P.1

A Parallel Clustering Algorithm for Placement

Amir Momeni, Perhaad Mistry, David Kaeli

Department of Electrical and Computer Engineering, Northeastern University

P.2

An Optimization Algorithm for Simultaneous Routing and Buffer Insertion with Delay-Power Constraints in VLSI Layout Design

Chessda Uttraphan¹, Nasir Shaikh-Husin², Mohamed Khalil-Hani²

¹Universiti Tun Hussein Onn Malaysia (UTHM), ²Universiti Teknologi Malaysia (UTM)

P.3

Kriging Bootstrapped Neural Network Training for Fast and Accurate Process Variation Analysis

Oghenekarho Okobiah, Saraju Mohanty, Elias Kougianos

University of North Texas, Denton

P.4

Design and Analysis of a Touch Mode MEMS Capacitive Pressure Sensor for IUPC

Anil sharma and Jawar Singh

IIITDM Jabalpur

P.5

Impedance Modeling of Intracortical Microelectrode for a Reliable Design of Brain Activity Recording System

Daniela De Venuto¹, Peter Ledochowitsch², Michel Maharabitz², Jan Rabaey²

¹Politecnico di Bari, Italy, ²UC Berkeley (CA) USA

P.6

Direct Finite-Element-Based Solver for 3D-IC Thermal Analysis via H-Matrix Representation

Ying Chi Li¹, Sheldon X.-D. Tan², Tan Yu², Xin Huang², Ngai Wong¹

¹The University of Hong Kong, ²University of California, Riverside

P.7

Compiler-Directed Leakage Energy Reduction for Instruction Scratch-Pad Memories

Yijie Huangfu and Wei Zhang

Virginia Commonwealth University

P.8

Fast Design Space Subsetting for Configurable Caches

Mohamad Hammam Alsafrjalani¹, Ann Gordon-Ross¹, Pablo Viana²

¹University of Florida, ²Federal University of Alagoas, FEAC dept., Brazil

P.9

A Framework for MPSoC Generation and Distributed Applications Evaluation

Guilherme Machado de Castilhos, Eduardo Weber Wachter, Guilherme Afonso

Madalozzo, Augusto Gosmann Erichsen, Thiago Mânica Monteiro, Fernando Gehm Moraes
PUCRS

P.10

Architecture for Monitoring SET Propagation in 16-bit Sklansky Adder

Varadan Savulimedu Veeravalli and Andreas Steininger

Vienna University of Technology, Austria

P.11

Towards more Reliable Embedded Systems through a Mechanism for Monitoring Driver Devices Communication

Rafael Melo Macieira, Edna Barros, Camila Ascendina

CIn/UFPE

P.12

Experimental validation of minimum operating-voltage-estimation for low supply voltage circuits

Takashi Sato¹, Junya Kawashima¹, Hiroshi Tsutsu², Hiroyuki Ochi³

¹Kyoto University, ²Hokkaido University, ³Ritsumeikan University

P.13

Application of Six-Sigma DMAIC Methodology in the Evaluation of Test Effectiveness: A Case Study for EDA Tools

Eman El Mandouh

Quality Assurance Manager for Questa Formal Tools

P.14

Systematic Analyses for Latching Probability of Single-Event Transients

Hoda Pahlevanzadeh and Qiaoyan Yu

University of New Hampshire

P.15

GPU-Accelerated Sparse Matrix-Vector Multiplication For Fast Transient Thermal Analysis

Kai He¹, Tan Yu¹, Sheldon Tan¹, Hai Wang², He Tang²

¹University of California, Riverside, ²UESTC

KEYNOTE SPEECHES

Plenary Session 2P

Wednesday March 5
Great America Ball Room
8:15AM-10:00AM

Keynote Speech 2P.1

Wednesday, March 5
8:30AM-9:00AM

Cloud-Delivered Security for the Mobile Enterprise



Amit Sinha

EVP Engineering and Operations, Chief Technology Officer
Zscaler

The adoption of Mobility, Cloud and Social Media is driving businesses to spend more on the deployment of costly appliance-based point solutions for Internet security that still leave significant gaps in coverage. Appliances also accrue additional costs due to administration overhead and backhauling of traffic to a central locations for inspection and policy enforcement. Cloud-delivered security can provide a safe and rich Internet experience for users on any device at any location, without requiring organizations to manage any hardware or software. Enterprises can eliminate appliance and backhauling costs by enabling their traffic to directly go to the Internet via a Security Cloud. This talk will focus on how to build and run a global Security Cloud that can protect millions of users across thousands of organizations.

About Amit Sinha

Dr. Amit Sinha is skilled entrepreneur and leader, having driven research and development of disruptive security and wireless technologies for multiple market-leading organizations, including Zscaler, Motorola, AirDefense and Engim. At Zscaler, Sinha is responsible for all engineering and operations of Zscaler's Security Cloud—from product design, development, testing to managing and scaling the cloud. Sinha earned his MS and PhD in Electrical Engineering and Computer Science from the Massachusetts Institute of Technology and his B.Tech. in Electrical Engineering from the Indian Institute of Technology, Delhi where he was awarded the President of India Gold Medal for graduating summa cum laude. He holds 27 US patents and has contributed to three books and dozens of conference and journal papers.

Keynote Speech 2P.2

Wednesday, March 5
9:00AM-9:30AM

Carbon Nanotube Computer: Transforming Scientific Discoveries into Working Systems



Subhasish Mitra

Professor and Director of the Robust Systems Group
Stanford University

Carbon Nanotube Field Effect Transistors (CNFETs) are excellent candidates for building highly energy-efficient future electronic systems. Unfortunately, carbon nanotubes (CNTs) are subject to substantial inherent imperfections that pose major obstacles to the design of robust and very large-scale CNFET digital systems: It is nearly impossible to guarantee perfect alignment and positioning of all CNTs. This limitation introduces stray conducting paths, resulting in incorrect circuit functionality. CNTs can be metallic or semiconducting depending on chirality. Metallic CNTs cause shorts resulting in excessive leakage and incorrect circuit functionality. A combination of design and processing techniques overcomes these challenges by creating robust CNFET digital circuits that are immune to these inherent imperfections. This imperfection-immune design paradigm enables the first experimental demonstration of the carbon nanotube computer, and, more generally, arbitrary digital systems that can be built using CNFETs. Monolithically integrated three-dimensional CNFET circuits will also be discussed. This research was performed at Stanford University in collaboration with Prof. H.-S. Philip Wong and several graduate students.

About Subhasish Mitra

Professor Subhasish Mitra directs the Robust Systems Group in the Department of Electrical Engineering and the Department of Computer Science of Stanford University, where he is the Chambers Faculty Scholar of Engineering. Before joining Stanford, he was a Principal Engineer at Intel Corporation. Prof. Mitra's research interests include robust system design, VLSI design, CAD, validation and test, and emerging nanotechnologies. His X-Compact technique for test compression has been key to cost-effective manufacturing and high-quality testing of a vast majority of electronic systems, including numerous Intel products. X-Compact and its derivatives have been implemented in widely-used commercial Electronic Design Automation tools. The QED and IFRA techniques, created jointly with his students, have shown outstanding results in overcoming critical bottlenecks in post-silicon validation and debug for several commercial hardware platforms, and have been characterized as "breakthrough" in a Research Highlight in the Communications of the ACM. His work on carbon nanotube imperfection-immune digital VLSI, jointly with his students and collaborators, resulted in the demonstration of the first carbon nanotube computer, and it was featured on the cover of NATURE

(Sept. 2013). The National Science Foundation presented this work as a Research Highlight to the United States Congress, and it also was highlighted as "an important, scientific breakthrough" by the BBC, Economist, EE Times, IEEE Spectrum, MIT Technology Review, New York Times, Scientific American, Time, Wall Street Journal, Washington Post, and numerous other organizations worldwide. Prof. Mitra's major honors include the Presidential Early Career Award for Scientists and Engineers from the White House, the highest United States honor for early-career outstanding scientists and engineers, Terman Fellowship, and the Intel Achievement Award, Intel's highest corporate honor. He and his students published award-winning papers at major forums on a wide range of topics spanning robust systems, VLSI design, validation and test, and nanotechnologies: IEEE/ACM Design Automation Conference, IEEE International Test Conference, IEEE Trans. CAD, IEEE VLSI Test Symposium, Intel Design and Test Technology Conference, and the Symposium on VLSI Technology. At Stanford, he was honored several times by graduating seniors "for being important to them during their time at Stanford." Prof. Mitra has served on numerous conference committees and journal editorial boards. Recently, he served on DARPA's Information Science and Technology Board as an invited member. He is a Fellow of the IEEE.

Keynote Speech 2P.3

Wednesday, March 5
9:30AM-10:00AM

Can You Trust the Internet of Things? A Look at Security of All Things Connected



Stacy Cannady

Technical Marketing - Trustworthy Computing TRIAD (Threat Response, Intelligence, and Development) for Cisco and a member of the Trusted Computing Group

Once we worried about the security of our desktop computers. Then came increasingly powerful and connected mobile devices...which offered the keys to the kingdom to anyone willing to spend a bit of time attacking them. Now, in addition to our continuing concerns about devices we now see as powerful computers, we must look to securing the next generation of connected devices. But these devices don't fit on the desktop or even in the hand. They instead are scattered around the home, the office, the manufacturing plant, the retail store and even on the highway. Home appliances, cars, personal fitness devices, medical devices, factory automation systems, thermostats and security systems, even a smoke detector - these all fit in the Internet of Things. Therefore, security must be considered. This talk will address some key issues and core concepts of IoT security including the possible role of trust and use of existing and evolving industry standards. Attendees will get a new perspective on embedded strong security into a variety of devices. This session includes discussion of several security architectures already deployed in IoT devices and includes resources for the tools used to implement those architectures (mostly available for free).

About Stacy Cannady

Stacy Cannady, CISSP, is technical marketing - Trustworthy Computing TRIAD (Threat Response, Intelligence, and Development) for Cisco and a member of the Trusted Computing Group's Embedded Systems Work Group. He is an alternate board member representing Cisco. Stacy has worked in the field of trusted computing for a number of years. As a subject matter expert in trusted computing, his responsibilities require an in-depth understanding of the trusted computing market, including advances in hardware and software security as well as vendor and customer market dynamics. Prior to his work with Cisco, Stacy was responsible for marketing leadership for trusted computing at DMI, IBM and at Lenovo. At IBM, he played a principal role in making the TPM standard equipment in ThinkPad and ThinkCenter PCs. This created competitive pressure in the PC market and led to broad market acceptance of the TPM as standard equipment in enterprise-class PCs. Stacy was also responsible for

the security product strategy for IBM's PC Division and for Lenovo for eight years. This strategy required subject matter expertise in firmware security, biometrics, smart cards, identity management, encryption and access control. Additionally, at Lenovo, he was also responsible for incident response and served as Privacy Manager for the Software & Peripherals Business Unit.

SESSION 4A

Wednesday March 5, 2014

Great America Meeting Room 1

Reliability and Aging

Chair: **Rajiv Joshi**, IBM

Co-Chair: **Arijit Raychowdhury**, Georgia Tech

10:20AM

4A.1

Assessment of Reliability Impact on GHz Processors with Moderate Overdrive

Mitsuhiko Igarashi, Hideki Aono, Hideaki Abe, Koji Shibutani, Kan Takeuchi

Renesas Electronics Corporation

10:40AM

4A.2

Study of IC Aging on Ring Oscillator Physical Unclonable Functions

Dinesh Ganta and Leyla Nazhandali

Virginia Tech

11:00AM

4A.3

Circuit-level approach to improve the temperature reliability of Bi-stable PUFs

Dinesh Ganta and Leyla Nazhandali

Virginia Tech

11:20AM

4A.4

Degradation Analysis of Datapath Logic Subblocks under NBTI Aging in FinFET Technology

Halil Kukner¹, Moustafa Khatib², Sebastien Morrison², Pieter Weckx¹, Praveen Raghavan², Ben Kaczer², Francky Catthoor¹, Liesbet Van der Perre¹, Rudy Lauwereins¹, Guido Groeseneken¹

¹imec,KUL, ²imec

11:40AM

4A.5

Fine Grained Wearout Sensing using Metastability Resolution Time

Vikram Suresh and Wayne Burlison

University of Massachusetts, Amherst

SESSION 4B

Wednesday March 5, 2014

Great America Meeting Room 2

Advances in Timing Closure and Yield/Reliability Improvement

Chair: **Vamsi Srikantam**, Veloce Technologies

10:20AM

4B.1

Methodology to Optimize Critical Node Separation in Hardened Flip-Flops

Sandeep Shambhulingaiah, Srivatsan Chellappa, Sushil Kumar, Lawrence Clark
Arizona State University

10:40AM

4B.2

Asymmetric Aging of Clock Networks in Power Efficient Designs

Senthil Arasu¹, Mehrdad Nourani¹, Frank Cano², John Carulli², Vijay Reddy²
¹University of Texas at Dallas, ²Texas Instruments Inc

11:00AM

4B.3

Post-Silicon Tunable Clock Buffer Allocation Based on Fast Chip Yield Computation

Hyungjung Seo¹ and Taewhan Kim²

¹School of Electrical Engineering and Computer Science, Seoul National University, Seoul, Korea, ²Nano Systems Institute (NSI), Seoul National University, Seoul, Korea

11:20AM

4B.4

Timing Margin Recovery With Flexible Flip-Flop Timing Model

Andrew B. Kahng and Hyein Lee
UC San Diego

11:40AM

4B.5

NOLO : A No-Loop, Predictive Useful Skew Methodology for Improved Timing in IC Implementation

Tuck-Boon Chan, Andrew B. Kahng, Jiajia Li
UCSD

SESSION 4C

Wednesday March 5, 2014

Great America Meeting Room 3

New Ideas in Circuit Design

Chair: **Miroslav Velev**, Aries Design Automation

Co-Chair: **Anand Iyer**, AMD

10:20AM

4C.1

Constructing Small-Signal Equivalent Impedances Using Ellipsoidal Norms

Sandeep Koranne

Mentor Graphics Corporation

10:40AM

4C.2

Sense Amplifier Pass Transistor Logic For Energy Efficient and DPA-Resistant AES Circuit

Mehrdad Khatir and Iyela Nazhandali

Virginia Tech

11:00AM

4C.3

Assessing Uniqueness and Reliability of SRAM-based Physical Unclonable Functions from Silicon Measurements in 45-nm bulk CMOS

Hidehiro Fujiwara, Makoto Yabuuchi, Koji Nii

Renesas Electronics Corporation

11:20AM

4C.4

TASSER: A Temperature-Aware Statistical Soft-Error-Rate Analysis Framework for Combinational Circuits

Sung S.-Y. Hsueh, Ryan H.-M. Huang, Charles H.-P. Wen

Department of Electrical and Computer Engineering, National Chiao Tung University

11:40AM

4C.5

PETS: Power and Energy Estimation Tool at System-Level

Santhosh Kumar Rethinagiri¹, Oscar Paloma², Rabie Ben Atallah³, Adrian Crista², Osman Unsa², Smail Niar³

¹BSC-Microsoft Research Center, ²Barcelona Supercomputing Center, ³University of Valenciennes

SESSION 5A

Wednesday March 5, 2014

Great America Meeting Room 1

Novel Technologies, Design & Modeling

Chair: **Paul Tong**, Pericom

Co-Chair: **Bao Liu**, University of Texas, San Antonio

1:30PM

5A.1

Impact of FinFET Technology for Power Gating in Nano-Scale Design

Keunwoo Kim¹, Rouwaida Kanj², Rajiv Joshi³

¹Samsung, ²American University of Beirut, ³IBM TJ Watson

1:50PM

5A.2

Avoiding Unnecessary Write Operations in STT-MRAM for Low Power Implementation

Rajendra Bishnoi, Fabian Oboril, Mojtaba Ebrahimi, Mehdi Tahoori

Karlsruhe Institute of Technology

2:10PM

5A.3

A Workload-Aware-Design of 3D-NAND Flash Memory for Enterprise SSDs

Chao Sun¹, Ayumi Soga², Takahiro Onag², Koh Johguchi², Ken Takeuchi²

¹Chuo Univ./Univ. of Tokyo, ²Chuo Univ.

2:30PM

5A.4

A Compact Realization of a Quantum n-Bit Square Root Circuit

Nusrat Jahan lisa¹ and Hafiz Md. Hasan Babu²

¹Ahsanullah University of Science and Technology, Dhaka, Bangladesh, ²University of Dhaka, Bangladesh

2:50PM

5A.5

Statistical Process Variation Analysis of a Graphene FET based LC-VCO for WLAN Applications

Abir Khan, Saraju Mohanty, Elias Kougianos

University of North Texas, Denton

3:10PM

5A.6

An Efficient Semi-Analytical Current Source Model for FinFET Devices in Near/Sub-Threshold Regime Considering Multiple Input Switching and Stack Effect

Tiansong Cui, Shuang Chen, Yanzhi Wang, Shahin Nazarian, Massoud Pedram

University of Southern California

SESSION 5B

Wednesday March 5, 2014

Great America Meeting Room 2

Assertion and Formal Verification Technologies

Chair: **Srivatsa Vasudevan**, Synopsys

Co-Chair: **Abhilash Goyal**, Oracle

1:30PM

5B.1

Assertion-Based Verification for System-Level Designs

Hassan Sohofi and Zainalabedin Navabi

University of Tehran

1:50PM

5B.2

Coverage of Compositional Property Sets under Reactive Constraints

Binghao Bao¹, Jörg Bormann², Markus Wedler¹, Dominik Stoffel¹, Wolfgang Kunz¹

¹University of Kaiserslautern, ²

2:10PM

5B.3

Automated Methods for Eliminating X Bugs

Kai-hui Chang, Yen-ting Liu, Chris Browy

Avery Design Systems

2:30PM

5B.4

Specification and Formal Verification of Power Gating in Processors

Amir Masoud Gharehbaghi and Masahiro Fujita

The University of Tokyo

2:50PM

5B.5

Formal Verification of Safety of Polymorphic Heterogeneous Multi-Core Architectures

Miroslav Velev and Ping Gao

Aries Design Automation

3:10PM

5B.6

Simulation and Satisfiability Guided Counter-example Triage for RTL Design Debugging

Zissis Poulos¹, Yu-Shen Yang², Andreas Veneris¹, Bao Le¹

¹University Of Toronto, ²Advanced Micro Devices, Inc

SESSION 5C

Wednesday March 5, 2014

Great America Meeting Room 3

Thermal and Energy Considerations in Systems

Chair: **Hai Li**, University of Pittsburg

Co-Chair: **Duo Liu**, Chongqing University

1:30PM

5C.1

FastSpot: Host-Compiled Thermal Estimation For Early Design Space Exploration

Darshan Gandhi, Andreas Gerstlauer, Lizy John

The University of Texas at Austin

1:50PM

5C.2

Maximizing Throughput of Power/Thermal-Constrained Processors by Balancing Power Consumption of Cores

Abhishek Sinkar, Hao Wang, Nam Sung Kim

University of Wisconsin-Madison

2:10PM

5C.3

Building Energy-Efficient Multi-Level Cell STT-MRAM Based Cache Through Dynamic Data-Resistance Encoding

Ping Chi¹, Cong Xu¹, Xiaochun Zhu², Yuan Xie¹

¹Pennsylvania State University, ²Qualcomm Incorporated

2:30PM

5C.4

Thermal Hotspot Reduction in mm-Wave Wireless NoC Architectures

Jacob Murray, Paul Wettin, Ryan Kim, Xinmin Yu, Partha Pande, Behrooz

Shirazi, Deukhyoun Heo

Washington State University

2:50PM

5C.5

Energy-Aware Scratch-Pad Memory Partitioning for Embedded Systems

Florin Balasa¹, Noha Abuaesh¹, Cristian V. Gingu², Ilie I. Luican³, Doru V. Nasui⁴

¹American University in Cairo, ²Fermilab, ³Microsoft, Inc., ⁴American International Radio, Inc.

3:10PM

5C.6

Energy Efficient Job Scheduling in Single-ISA Heterogeneous Chip-Multiprocessors

Ying Zhang¹, Lide Duan², Bin Li¹, Lu Peng¹, Srinivasan Sadagopan²

¹Louisiana State University, ²AMD Corporation

SESSION 6A

Wednesday March 5, 2014

Great America Meeting Room 1

Advanced Circuit and System Methodologies

Chair: **Charles Augustine**, Intel

Co-Chair: **Saibal Mukhopadhyay**, Georgia Tech

3:50PM

6A.1

ULSNAP: An Ultra-low Power Event-Driven Microcontroller for Sensor Network Nodes

Carlos Tadeo Ortega Otero, Jonathan Tse, Robert Karmazin, Benjamin Hill, Rajit Manohar
Cornell University

4:10PM

6A.2

An Energy-Efficient Mobile PAM Memory Interface for Future 3D Stacked Mobile DRAMs

Majid Jalalifar and Gyung-Su Byun

West Virginia University, Morgantown, WV USA

4:30PM

6A.3

Rapid Prototype and Implementation of a High-Throughput and Flexible FFT ASIP Based on LISA 2.0

Ting Chen¹, Xiaowei Pan², Hengzhu Liu¹, Tiebin Wu¹

¹school of Computer, National University of Defense Technology, ²Aachen University of Technology

4:50PM

6A.4

A Spread Spectrum Clock Generator for Higher Modulation Rate

GAUTAM KUMAR SINGH

ON Semiconductor

5:10PM

6A.5

Tradeoffs Between RTO and RTZ in WCHB QDI Asynchronous Design

Matheus Moreira¹, Julian Pontes², Ney Calazans¹

¹PUCRS-FACIN, ²CEA-LETI

SESSION 6B

Wednesday March 5, 2014

Great America Meeting Room 2

Power Grid Analysis and Issues

Chair: **Rajan Beera**, Pall Corporation

Co-Chair: **Kamesh Gadepally**, Texas Instruments

3:50PM

6B.1

Statistical Analysis of Process Variation Induced SRAM Electromigration Degradation

Zhong Guan¹, Malgorzata Marek-Sadowska¹, Sani Nassif²

¹ECE Department, University of California, Santa Barbara, ²Austin Research Laboratory, IBM

4:10PM

6B.2

Estimating True Worst Currents for Power Grid Electromigration Analysis

Di-an Li and Malgorzata Marek-Sadowska

UCSB

4:30PM

6B.3

An Enlarged-Partition Based Preconditioned Iterative Solver for Parallel Power Grid Simulation

Le Zhang and Vivek Sarin

Texas A&M University

4:50PM

6B.4

A 3-D Fast Transform-Based Preconditioner for Large-Scale Power Grid Analysis on Massively Parallel Architectures

Konstantis Daloukas, Nestor Evmorfopoulos, Panagiota Tsompanopoulou, George Stamoulis

Department of Electrical and Computer Engineering, University of Thessaly

5:10PM

6B.5

On Pattern Generation for Maximizing IR Drop

Arunkumar Vijayakumar¹, Vinay C Patil¹, Girish Paladugu², Sandip Kundu¹

¹Electrical and Computer Engineering, University of Massachusetts, Amherst, USA, ²Advanced Micro Devices, Boxborough, USA

SESSION 6C

Wednesday March 5, 2014

Great America Meeting Room 3

Smart Sensors Design Technology

Chair: **Daniela De Venuto**, Polytechnic of Bari, Italy

Co-Chair: **Phil Mather**, Maxim

3:50PM

6C.1

Design of a CMOS Readout Circuit for Wide-Temperature Range Capacitive MEMS Sensors

Yucai Wang and Vamsy Chodavarapu

McGill University

4:10PM

6C.2

Topology Optimization of a Passive Thermal Actuator

Harald Steiner¹, Wilfried Hortschitz¹, Franz Keplinger², Thilo Sauter¹

¹Center for Integrated Sensorsystems, Danube University Krems, ²Institute of Sensor and Actuator Systems, Vienna University of Technology

4:30PM

6C.3

Thermal Flow Sensors based on Printed Circuit Board Technology

Thilo Sauter, Thomas Glatzl, Franz Kohl, Harald Steiner, Almir Talic

Danube University Krems

4:50PM

6C.4

Realization of Efficient RF Energy Harvesting Circuits Employing Different Matching Techniques

Sachin Agrawal, Sunil Kumar Pandey, Jawar Singh, Manoj Singh Parihar

PDPM IITDM Jabalpur

5:10PM

6C.5

An Integrated Precision Clock Generator for Implanted Electronics with Superior Long-term Stability

Jiyuan Luan and Michael DiVita

Texas Instrument